參數(shù)資料
型號: EPM9560ARI240-10
廠商: Altera
文件頁數(shù): 8/46頁
文件大小: 0K
描述: IC MAX 9000 CPLD 560 240-RQFP
產(chǎn)品變化通告: Package Change 30/Jun/2010
標(biāo)準(zhǔn)包裝: 24
系列: Max® 9000
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 10.0ns
電壓電源 - 內(nèi)部: 4.5 V ~ 5.5 V
邏輯元件/邏輯塊數(shù)目: 35
宏單元數(shù): 560
門數(shù): 12000
輸入/輸出數(shù): 191
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 240-BFQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 240-RQFP(32x32)
包裝: 托盤
其它名稱: 544-2365
16
Altera Corporation
MAX 9000 Programmable Logic Device Family Data Sheet
Figure 9. MAX 9000 Column-to-IOC Connections
Dedicated Inputs
In addition to the general-purpose I/O pins, MAX 9000 devices have four
dedicated input pins. These dedicated inputs provide low-skew, device-
wide signal distribution to the LABs and IOCs in the device, and are
typically used for global clock, clear, and output enable control signals.
The global control signals can feed the macrocell or IOC clock and clear
inputs, as well as the IOC output enable. The dedicated inputs can also be
used as general-purpose data inputs because they can feed the row
FastTrack Interconnect (see Figure 2 on page 7).
I/O Cells
Figure 10 shows the IOC block diagram. Signals enter the MAX 9000
device from either the I/O pins that provide general-purpose input
capability or from the four dedicated inputs. The IOCs are located at the
ends of the row and column interconnect channels.
48
Each IOC is driven by
a 17-to-1 multiplexer.
Each IOC can drive up
to two column
channels.
17
Column FastTrack
Interconnect
IOC10
IOC1
48
相關(guān)PDF資料
PDF描述
LTC4253IGN#PBF IC HOT SWAP CONTRLR -48V 16-SSOP
ISL61851ECBZ IC USB PWR CTRLR DUAL 8SOIC
VI-2WX-CY-F4 CONVERTER MOD DC/DC 5.2V 50W
EPM7256AEFI256-7 IC MAX 7000 CPLD 256 256-FBGA
TIM226K035P0Z CAP TANT 22UF 35V 10% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM9560BI356-15 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
EPM9560BI356-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
EPM9560GI280-15 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
EPM9560GI280-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
EPM9560RC208-15 制造商:Altera Corporation 功能描述:IC MAX