- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19837 > EPM9560ARI240-10 (Altera)IC MAX 9000 CPLD 560 240-RQFP PDF資料下載
參數(shù)資料
| 型號： | EPM9560ARI240-10 |
| 廠商： | Altera |
| 文件頁數(shù)： | 4/46頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MAX 9000 CPLD 560 240-RQFP |
| 產(chǎn)品變化通告： | Package Change 30/Jun/2010 |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | Max® 9000 |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 10.0ns |
| 電壓電源 - 內(nèi)部： | 4.5 V ~ 5.5 V |
| 邏輯元件/邏輯塊數(shù)目： | 35 |
| 宏單元數(shù)： | 560 |
| 門數(shù)： | 12000 |
| 輸入/輸出數(shù)： | 191 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 240-BFQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 240-RQFP（32x32） |
| 包裝： | 托盤 |
| 其它名稱： | 544-2365 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
12
Altera Corporation
MAX 9000 Programmable Logic Device Family Data Sheet
The MAX+PLUS II Compiler automatically allocates as many as three sets
of up to five parallel expanders to macrocells that require additional
product terms. Each set of expanders incurs a small, incremental timing
delay (tPEXP). For example, if a macrocell requires 14 product terms, the
Compiler uses the five dedicated product terms within the macrocell and
allocates two sets of parallel expanders; the first set includes five product
terms and the second set includes four product terms, increasing the total
delay by 2
× t
PEXP.
Two groups of eight macrocells within each LAB (e.g., macrocells 1
through 8 and 9 through 16) form two chains to lend or borrow parallel
expanders. A macrocell borrows parallel expanders from lower-
numbered macrocells. For example, macrocell 8 can borrow parallel
expanders from macrocell 7, from macrocells 7 and 6, or from macrocells
7, 6, and 5. Within each group of 8, the lowest-numbered macrocell can
only lend parallel expanders and the highest-numbered macrocell can
only borrow them.
FastTrack Interconnect
In the MAX 9000 architecture, connections between macrocells and device
I/O pins are provided by the FastTrack Interconnect, a series of
continuous horizontal and vertical routing channels that traverse the
entire device. This device-wide routing structure provides predictable
performance even in complex designs. In contrast, the segmented routing
in FPGAs requires switch matrices to connect a variable number of
routing paths, increasing the delays between logic resources and reducing
performance. Figure 6 shows the interconnection of four adjacent LABs
with row and column interconnects.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4253IGN#PBF | IC HOT SWAP CONTRLR -48V 16-SSOP |
| ISL61851ECBZ | IC USB PWR CTRLR DUAL 8SOIC |
| VI-2WX-CY-F4 | CONVERTER MOD DC/DC 5.2V 50W |
| EPM7256AEFI256-7 | IC MAX 7000 CPLD 256 256-FBGA |
| TIM226K035P0Z | CAP TANT 22UF 35V 10% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPM9560BI356-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9560BI356-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9560GI280-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9560GI280-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9560RC208-15 | 制造商:Altera Corporation 功能描述:IC MAX |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。