
Altera Corporation
1–45
July 2009
Stratix II Device Handbook, Volume 2
PLLs in Stratix II and Stratix II GX Devices
Figure 1–26. Open- and Closed-Loop Response Bode Plots
A high-bandwidth PLL provides a fast lock time and tracks jitter on the
reference clock source, passing it through to the PLL output. A
low-bandwidth PLL filters out reference clock, but increases lock time.
Stratix II and Stratix II GX enhanced and fast PLLs allow you to control
the bandwidth over a finite range to customize the PLL characteristics for
a particular application. The programmable bandwidth feature in
Stratix II and Stratix II GX PLLs benefits applications requiring clock
switchover (e.g., TDMA frequency hopping wireless, and redundant
clocking).
Increasing the PLL's
bandwidth in effect pushes
the open loop response out.
Gain
0 dB
Frequency
Open-Loop Reponse Bode Plot
Closed-Loop Reponse Bode Plot