參數(shù)資料
型號: EP1K50TI144-2X
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 4/86頁
文件大?。?/td> 1263K
代理商: EP1K50TI144-2X
12
Altera Corporation
ACEX 1K Programmable Logic Device Family Data Sheet
EABs can be used to implement synchronous RAM, which is easier to use
than asynchronous RAM. A circuit using asynchronous RAM must
generate the RAM write enable signal, while ensuring that its data and
address signals meet setup and hold time specifications relative to the
write enable signal. In contrast, the EAB’s synchronous RAM generates its
own write enable signal and is self-timed with respect to the input or write
clock. A circuit using the EAB’s self-timed RAM must only meet the setup
and hold time specifications of the global clock.
When used as RAM, each EAB can be configured in any of the following
sizes: 256
× 16; 512 × 8; 1,024 × 4; or 2,048 × 2. Figure 5 shows the ACEX 1K
EAB memory configurations.
Figure 5. ACEX 1K EAB Memory Congurations
Larger blocks of RAM are created by combining multiple EABs. For
example, two 256
× 16 RAM blocks can be combined to form a 256 × 32
block, and two 512
× 8 RAM blocks can be combined to form a
512
× 16 block. Figure 6 shows examples of multiple EAB combination.
Figure 6. Examples of Combining ACEX 1K EABs
256
× 16
512
× 8
1,024
× 4
2,048
× 2
512
× 8
512
× 8
256
× 16
256
× 16
256
× 32
512
× 16
相關(guān)PDF資料
PDF描述
EP1K50TI144-3F Field Programmable Gate Array (FPGA)
EP20K100RC208-1 High Power LED Driver; Temperature Range: -25°C to 85°C; Package: 20-QFN
EP20K100RC208-1ES High Power LED Driver; Temperature Range: -25°C to 85°C; Package: 20-QFN T&R
EP20K100RC208-2 Advanced 170MHz Triple Video Digitizer with Digital PLL; Temperature Range: 0&degC to 70°C; Package: 128-MQFP
EP20K100RC208-2ES Advanced 240MHz Triple Video Digitizer with Digital PLL; Temperature Range: 0&degC to 70°C; Package: 128-MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP1K50TI144-3F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1M120 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family
EP1M120F484C5 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - MERCURY 480 LABs 303 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1M120F484C5N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - MERCURY 480 LABs 303 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1M120F484C6 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - MERCURY 480 LABs 303 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256