- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3800 > EFM32TG232F32 (Energy Micro)IC MCU 32BIT 32KB FLASH 64LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | EFM32TG232F32 |
| 廠商： | Energy Micro |
| 文件頁(yè)數(shù)： | 45/136頁(yè) |
| 文件大小： | 0K |
| 描述： | IC MCU 32BIT 32KB FLASH 64LQFP |
| 特色產(chǎn)品： | EFM32 Tiny Gecko |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Tiny Gecko |
| 核心處理器： | ARM? Cortex?-M3 |
| 芯體尺寸： | 32-位 |
| 速度： | 32MHz |
| 連通性： | I²C，IrDA，智能卡，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，DMA，I²S，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 53 |
| 程序存儲(chǔ)器容量： | 32KB（32K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 4K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.8 V ~ 3.8 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x12b，D/A 1x12b |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 64-TQFP |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | 914-1030-6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
...the world's most energy friendly microcontrollers
2011-02-04 - d0002_Rev1.00
16
www.energymicro.com
Device
The processor preserves transaction order relative to other transactions to
Device or Strongly-ordered memory.
Strongly-ordered
The processor preserves transaction order relative to all other transactions.
The different ordering requirements for Device and Strongly-ordered memory mean that the memory
system can buffer a write to Device memory, but must not buffer a write to Strongly-ordered memory.
The additional memory attributes include.
Execute Never (XN)
Means the processor prevents instruction accesses. Any attempt to fetch an
instruction from an XN region causes a memory management fault exception.
2.2.2 Memory system ordering of memory accesses
For most memory accesses caused by explicit memory access instructions, the memory system does not
guarantee that the order in which the accesses complete matches the program order of the instructions,
providing this does not affect the behavior of the instruction sequence. Normally, if correct program
execution depends on two memory accesses completing in program order, software must insert a
memory barrier instruction between the memory access instructions, see Section 2.2.4 (p. 17) .
However, the memory system does guarantee some ordering of accesses to Device and Strongly-
ordered memory. For two memory access instructions A1 and A2, if A1 occurs before A2 in program
order, the ordering of the memory accesses caused by two instructions is:
Norm al access
Device access, non-shareable
Device access, shareable
St rongly-ordered access
Norm al
access
Non-shareable
Shareable
St rongly-
ordered
access
Device access
A1
A2
-
<
-
<
-
<
-
<
Where:
-
Means that the memory system does not guarantee the ordering of the accesses.
<
Means that accesses are observed in program order, that is, A1 is always observed before A2.
2.2.3 Behavior of memory accesses
The behavior of accesses to each region in the memory map is:
Table 2.11. Memory access behavior
Address
range
Memory region
Memory
type
XN
Description
0x00000000
-
0x1FFFFFFF
Code
Normal
1
-
Executable region for program code. You can also put data here.
0x20000000
-
0x3FFFFFFF
SRAM
Normal
1
-
Executable region for data. You can also put code here.This region
includes bit band and bit band alias areas, see Table 2.12 (p. 18)
.
0x40000000
-
0x5FFFFFFF
Peripheral
Device
1
XN
1
This region includes bit band and bit band alias areas, see
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P80C32X2FA,512 | IC 80C51 MCU 256 ROMLESS 44PLCC |
| LPC1224FBD64/101,1 | MCU 32BIT 32K FLASH 4K 64-LQFP |
| R5F72165GDFA#V0 | MCU 512K FLASH 64K 176-LQFP |
| R5F72165ADFA#V0 | MCU 512K FLASH 64K 176-LQFP |
| EFM32TG222F32 | IC MCU 32BIT 32KB FLASH 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EFM32TG232F32-QFP64 | 制造商:Energy Micro AS 功能描述:TINY GECKO MCU - Tape and Reel 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 64TQFP |
| EFM32TG232F32-QFP64T | 制造商:Energy Micro AS 功能描述:32 BIT ARM MPU, TINY GECKO - Trays |
| EFM32TG232F32-QFP64-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 64TQFP |
| EFM32TG232F32-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 64TQFP |
| EFM32TG232F8 | 功能描述:ARM微控制器 - MCU 8kb flash 2kb RAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。