參數(shù)資料
型號: EFM32TG232F32
廠商: Energy Micro
文件頁數(shù): 130/136頁
文件大?。?/td> 0K
描述: IC MCU 32BIT 32KB FLASH 64LQFP
特色產(chǎn)品: EFM32 Tiny Gecko
標(biāo)準(zhǔn)包裝: 1
系列: Tiny Gecko
核心處理器: ARM? Cortex?-M3
芯體尺寸: 32-位
速度: 32MHz
連通性: I²C,IrDA,智能卡,SPI,UART/USART
外圍設(shè)備: 欠壓檢測/復(fù)位,DMA,I²S,POR,PWM,WDT
輸入/輸出數(shù): 53
程序存儲器容量: 32KB(32K x 8)
程序存儲器類型: 閃存
RAM 容量: 4K x 8
電壓 - 電源 (Vcc/Vdd): 1.8 V ~ 3.8 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x12b,D/A 1x12b
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 64-TQFP
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: 914-1030-6
...the world's most energy friendly microcontrollers
2011-02-04 - d0002_Rev1.00
93
www.energymicro.com
byte offset 2 refers to register bits[23:16]
byte offset 3 refers to register bits[31:24].
4.2.8 Software Trigger Interrupt Register
Write to the STIR to generate a Software Generated Interrupt (SGI). See the register summary in
Table 4.2 (p. 88) for the STIR attributes.
When the USERSETMPEND bit in the SCR is set to 1, unprivileged software can access the STIR, see
Note
Only privileged software can enable unprivileged access to the STIR.
The bit assignments are:
9
31
0
Reserved
INTID
8
Table 4.10. STIR bit assignments
Bits
Field
Function
[31:9]
-
Reserved.
[8:0]
INTID
Interrupt ID of the required SGI, in the range 0 to (n-1), where n denotes the number of interrupts given
by Table 1.1 (p. 5) . For example, a value of b000000011 specifies interrupt IRQ3.
4.2.9 Level-sensitive interrupts
All interrupt lines in the EFM32 devices are level sensitive interrupts. A level-sensitive interrupt is held
asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR
accesses the peripheral, causing it to clear the interrupt request.
When the processor enters the ISR, it automatically removes the pending state from the interrupt, see
Section 4.2.9.1 (p. 93) . If the signal is not deasserted before the processor returns from the ISR, the
interrupt becomes pending again, and the processor must execute its ISR again. This means that the
peripheral can hold the interrupt signal asserted until it no longer needs servicing.
4.2.9.1 Hardware and software control of interrupts
The Cortex-M3 latches all interrupts. A peripheral interrupt becomes pending for one of the following
reasons:
the NVIC detects that the interrupt signal is HIGH and the interrupt is not active
the NVIC detects a rising edge on the interrupt signal
software writes to the corresponding interrupt set-pending register bit, see Section 4.2.4 (p. 90) ,
or to the STIR to make an SGI pending, see Section 4.2.8 (p. 93) .
A pending interrupt remains pending until one of the following:
The processor enters the ISR for the interrupt. This changes the state of the interrupt from pending
to active. Then:
When the processor returns from the ISR, the NVIC samples the interrupt signal. If the signal
is asserted, the state of the interrupt changes to pending, which might cause the processor to
immediately re-enter the ISR. Otherwise, the state of the interrupt changes to inactive.
Software writes to the corresponding interrupt clear-pending register bit.
相關(guān)PDF資料
PDF描述
P80C32X2FA,512 IC 80C51 MCU 256 ROMLESS 44PLCC
LPC1224FBD64/101,1 MCU 32BIT 32K FLASH 4K 64-LQFP
R5F72165GDFA#V0 MCU 512K FLASH 64K 176-LQFP
R5F72165ADFA#V0 MCU 512K FLASH 64K 176-LQFP
EFM32TG222F32 IC MCU 32BIT 32KB FLASH 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EFM32TG232F32-QFP64 制造商:Energy Micro AS 功能描述:TINY GECKO MCU - Tape and Reel 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 64TQFP
EFM32TG232F32-QFP64T 制造商:Energy Micro AS 功能描述:32 BIT ARM MPU, TINY GECKO - Trays
EFM32TG232F32-QFP64-T 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 64TQFP
EFM32TG232F32-T 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 64TQFP
EFM32TG232F8 功能描述:ARM微控制器 - MCU 8kb flash 2kb RAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT