- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384281 > EDS2516APTA-TI-E (Elpida Memory, Inc.) 256M bits SDRAM WTR (Wide Temperature Range) PDF資料下載
參數(shù)資料
| 型號： | EDS2516APTA-TI-E |
| 廠商： | Elpida Memory, Inc. |
| 英文描述： | 256M bits SDRAM WTR (Wide Temperature Range) |
| 中文描述： | 256M比特內(nèi)存水樹（寬溫度范圍） |
| 文件頁數(shù)： | 19/50頁 |
| 文件大?。?/td> | 703K |
| 代理商： | EDS2516APTA-TI-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
EDS2516CDTA
Command Truth Table for CKE
Prelimimary Data Sheet E0545E40 (Ver. 4.0)
19
CKE
Current State
n – 1 n
/CS /RAS /CAS /WE Address
Operation
Notes
Self refresh
H
×
×
×
×
×
×
INVALID, CLK (n – 1) would exit self refresh
L
H
H
×
×
×
×
Self refresh recovery
L
H
L
H
H
×
×
Self refresh recovery
L
H
L
H
L
×
×
ILLEGAL
L
H
L
L
×
×
×
ILLEGAL
L
L
×
×
×
×
×
Continue self refresh
Self refresh recovery
H
H
H
×
×
×
×
Idle after t
RC
H
H
L
H
H
×
×
Idle after t
RC
H
H
L
H
L
×
×
ILLEGAL
H
H
L
L
×
×
×
ILLEGAL
H
L
H
×
×
×
×
ILLEGAL
H
L
L
H
H
×
×
ILLEGAL
H
L
L
H
L
×
×
ILLEGAL
H
L
L
L
×
×
×
ILLEGAL
Power down
H
×
×
×
×
×
INVALID, CLK (n – 1) would exit power down
L
H
H
×
×
×
×
EXIT power down
L
H
L
H
H
H
×
EXIT power down
L
L
×
×
×
×
×
Continue power down mode
All banks idle
H
H
H
×
×
×
Refer to operations in Function Truth Table
H
H
L
H
×
×
Refer to operations in Function Truth Table
H
H
L
L
H
×
Refer to operations in Function Truth Table
H
H
L
L
L
H
×
CBR (auto) Refresh
H
H
L
L
L
L
OPCODE Refer to operations in Function Truth Table
H
L
H
×
×
×
Begin power down next cycle
H
L
L
H
×
×
Refer to operations in Function Truth Table
H
L
L
L
H
×
Refer to operations in Function Truth Table
H
L
L
L
L
H
×
Self refresh
1
H
L
L
L
L
L
OPCODE Refer to operations in Function Truth Table
L
H
×
×
×
×
×
Exit power down next cycle
L
L
×
×
×
×
×
Power down
1
Row active
H
×
×
×
×
×
×
Refer to operations in Function Truth Table
L
×
×
×
×
×
×
Clock suspend
1
Any state other than
H
H
×
×
×
×
Refer to operations in Function Truth Table
listed above
H
L
×
×
×
×
×
Begin clock suspend next cycle
2
L
H
×
×
×
×
×
Exit clock suspend next cycle
Remark: H: VIH. L: VIL.
×
: VIH or VIL
Notes: 1. Self refresh can be entered only from the all banks idle state. Power down can be entered only from all
banks idle. Clock suspend can be entered only from following states, row active, read, read with auto-
precharge, write and write with auto precharge.
2. Must be legal command as defined in Function Truth Table.
L
L
×
×
×
×
×
Maintain clock suspend
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDS2516ACTA | 256M bits SDRAM |
| EDS2516ACTA-75 | 256M bits SDRAM |
| EDS2516ACTA-7A | 256M bits SDRAM |
| EDS2516ADTA-75 | 256M bits SDRAM (16M words x 16 bits) |
| EDS2516ADTA-75-E | 256M bits SDRAM (16M words x 16 bits) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDS2516CDTA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM (16M words x 16 bits) |
| EDS2516CDTA-75-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM (16M words x 16 bits) |
| EDS2516EEBH-9ATT-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM WTR (Wide Temperature Range) |
| EDS2516EEBH-TT | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM WTR (Wide Temperature Range) |
| EDS2516JEBH-75R3 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits AS SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。