參數(shù)資料
型號: EDE5108ABSE-4A-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 512M bits DDR2 SDRAM
中文描述: 64M X 8 DDR DRAM, 0.6 ns, PBGA64
封裝: ROHS COMPLIANT, FBGA-64
文件頁數(shù): 24/66頁
文件大?。?/td> 697K
代理商: EDE5108ABSE-4A-E
EDE5104ABSE, EDE5108ABSE, EDE5116ABSE
Data Sheet E0323E90 (Ver. 9.0)
24
Current state
/CS
/RAS /CAS /WE
Address
Command
Operation
Note
Extended Mode
H
×
×
×
×
DESL
Nop -> Enter idle after tMRD
register accessing L
H
H
H
×
NOP
Nop -> Enter idle after tMRD
L
H
L
H
BA, CA, A10 (AP)
READ
ILLEGAL
L
H
L
H
BA, CA, A10 (AP)
READA
ILLEGAL
L
H
L
L
BA, CA, A10 (AP)
WRIT
ILLEGAL
L
H
L
L
BA, CA, A10 (AP)
WRITA
ILLEGAL
L
L
H
H
BA, RA
ACT
ILLEGAL
L
L
H
L
BA, A10 (AP)
PRE
ILLEGAL
L
L
H
L
A10 (AP)
PALL
ILLEGAL
L
L
L
H
×
REF
ILLEGAL
L
L
L
H
×
SELF
ILLEGAL
L
L
L
L
BA, MRS-OPCODE
MRS
ILLEGAL
Remark: H = VIH. L = VIL.
×
= VIH or VIL
Notes: 1. This command may be issued for other banks, depending on the state of the banks.
2. All banks must be in "IDLE".
3. All AC timing specs must be met.
4. Only allowed at the boundary of 4 bits burst. Burst interruption at other timings are illegal.
L
L
L
L
BA, EMRS-OPCODE
EMRS
ILLEGAL
相關(guān)PDF資料
PDF描述
EDE5104ABSE-5C-E 512M bits DDR2 SDRAM
EDE5108ABSE-5C-E 512M bits DDR2 SDRAM
EDE5108AESK-4A-E 512M bits DDR2 SDRAM
EDE5108AESK-5C-E 512M bits DDR2 SDRAM
EDE5108AESK-6E-E 512M bits DDR2 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDE5108ABSE-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5108ABSE-AE 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM for HYPER DIMM
EDE5108ABSE-AE-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM for HYPER DIMM
EDE5108ABSE-BE 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM for HYPER DIMM
EDE5108ABSE-BE-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM for HYPER DIMM