- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384277 > EDD2508AKTA-5 (Elpida Memory, Inc.) 256M bits DDR SDRAM (32M words x 8 bits, DDR400) PDF資料下載
參數(shù)資料
| 型號(hào)： | EDD2508AKTA-5 |
| 廠商： | Elpida Memory, Inc. |
| 英文描述： | 256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| 中文描述： | 256M比特DDR SDRAM內(nèi)存（32M的字× 8位，支持DDR400） |
| 文件頁數(shù)： | 23/48頁 |
| 文件大小： | 548K |
| 代理商： | EDD2508AKTA-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
EDD2508AKTA-5
Preliminary Data Sheet E0349E60 (Ver. 6.0)
23
Read/Write Operations
Bank active
A read or a write operation begins with the bank active command [ACT]. The bank active command determines a
bank address and a row address. For the bank and the row, a read or a write command can be issued tRCD after
the ACT is issued.
Read operation
The burst length (BL), the /CAS latency (CL) and the burst type (BT) of the mode register are referred when a read
command is issued. The burst length (BL) determines the length of a sequential output data by the read command
that can be set to 2, 4, or 8. The starting address of the burst read is defined by the column address, the bank select
address which are loaded via the A0 to A12 and BA0, BA1 pins in the cycle when the read command is issued. The
data output timing are characterized by CL and tAC. The read burst start CL
tCK + tAC (ns) after the clock rising
edge where the read command are latched. The DDR SDRAM output the data strobe through DQS simultaneously
with data. tRPRE prior to the first rising edge of the data strobe, the DQS are driven Low from VTT level. This low
period of DQS is referred as read preamble. The burst data are output coincidentally at both the rising and falling
edge of the data strobe. The DQ pins become High-Z in the next cycle after the burst read operation completed.
tRPST from the last falling edge of the data strobe, the DQS pins become High-Z. This low period of DQS is
referred as read postamble.
out0 out1
out0 out1 out2 out3
out0 out1 out2 out3
out4 out5 out6 out7
CK
/CK
Address
DQS
DQ
BL = 2
BL = 4
BL = 8
Command
CL = 3
BL: Burst length
t1
t0
t5
t6
t7
t8
t9
t10
tRCD
tRPRE
tRPST
ACT
NOP
NOP
NOP
READ
Row
Column
t11
Read Operation (Burst Length)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDD2508AKTA-5B | 256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| EDD2508AKTA-5C | 256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| EDD2516AETA-7A-E | 256M bits DDR SDRAM |
| EDD2508AETA | 256M bits DDR SDRAM |
| EDD2508AETA-5B-E | 256M bits DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDD2508AKTA-5B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| EDD2508AKTA-5B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| EDD2508AKTA-5C | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| EDD2508AKTA-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| EDD2508AKTA-5-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。