- 您現在的位置：買賣IC網 > PDF目錄384277 > EDD2508AKTA-5-E (Elpida Memory, Inc.) 256M bits DDR SDRAM (32M words x 8 bits, DDR400) PDF資料下載
參數資料
| 型號： | EDD2508AKTA-5-E |
| 廠商： | Elpida Memory, Inc. |
| 英文描述： | 256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| 中文描述： | 256M比特DDR SDRAM內存（32M的字× 8位，支持DDR400） |
| 文件頁數： | 32/48頁 |
| 文件大?。?/td> | 551K |
| 代理商： | EDD2508AKTA-5-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
EDD2508AKTA-5-E
Preliminary Data Sheet E0609E20 (Ver. 2.0)
32
A Write command to the consecutive Read command interval: To complete the burst operation
Destination row of the consecutive read
command
Bank
address
To complete the burst operation, the consecutive read command should be
performed tWRD (= BL/ 2 + 2) after the write command.
Precharge the bank tWPD after the preceding write command. tRP after the
precharge command, issue the ACT command. tRCD after the ACT command, the
consecutive read command can be issued. See ‘A read command to the
consecutive precharge interval’ section.
To complete a burst operation, the consecutive read command should be
performed tWRD (= BL/ 2 + 2) after the write command.
Precharge the bank independently of the preceding write operation. tRP after the
precharge command, issue the ACT command. tRCD after the ACT command, the
consecutive read command can be issued.
Row address State
Operation
1. Same
Same
ACTIVE
2. Same
Different
—
3. Different
Any
ACTIVE
IDLE
in0
in1
in2
in3
out2
out0
out1
CK
/CK
DM
DQ
Command
t1
t0
t2
t3
t4
t5
t6 t7 t8
BL = 4
CL = 3
tWRD (min)
tWTR*
DQS
INPUT
OUTPUT
BL/2 + 2 cycle
WRIT
NOP
NOP
READ
Note: tWTR is referenced from the first positive CK edge after the last desired data in pair tWTR.
WRITE to READ Command Interval
相關PDF資料 |
PDF描述 |
|---|---|
| EDD2508AKTA-5B-E | 256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| EDD2508AKTA-5C-E | 256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| EDD2508AKTA-5 | 256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| EDD2508AKTA-5B | 256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
| EDD2508AKTA-5C | 256M bits DDR SDRAM (32M words x 8 bits, DDR400) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EDD2508AKTA-6B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM |
| EDD2508AKTA-6B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM |
| EDD2508AKTA-6BLI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM WTR (Wide Temperature Range) |
| EDD2508AKTA-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM |
| EDD2508AKTA-LI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits DDR SDRAM WTR (Wide Temperature Range) |
發(fā)布緊急采購，3分鐘左右您將得到回復。