- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384277 > EDD1216AATA (Elpida Memory, Inc.) 128M bits DDR SDRAM (8M words x 16 bits) PDF資料下載
參數(shù)資料
| 型號(hào)： | EDD1216AATA |
| 廠商： | Elpida Memory, Inc. |
| 英文描述： | 128M bits DDR SDRAM (8M words x 16 bits) |
| 中文描述： | 128兆位DDR SDRAM內(nèi)存（800萬字× 16位） |
| 文件頁數(shù)： | 15/49頁 |
| 文件大?。?/td> | 569K |
| 代理商： | EDD1216AATA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
EDD1216AATA
Data Sheet E0444E40 (Ver. 4.0)
15
Function Truth Table
The following tables show the operations that are performed when each command is issued in each state of the
DDR SDRAM.
Current state
Precharging*
1
/CS
/RAS /CAS /WE
Address
Command
Operation
Next state
H
×
×
×
×
DESL
NOP
ldle
L
H
H
H
×
NOP
NOP
ldle
L
H
H
L
×
BST
ILLEGAL*
11
—
L
H
L
H
BA, CA, A10
READ/READA
ILLEGAL*
11
—
L
H
L
L
BA, CA, A10
WRIT/WRITA
ILLEGAL*
11
—
L
L
H
H
BA, RA
ACT
ILLEGAL*
11
—
L
L
H
L
BA, A10
PRE, PALL
NOP
ldle
L
L
L
×
×
ILLEGAL
—
Idle*
2
H
×
×
×
×
DESL
NOP
ldle
L
H
H
H
×
NOP
NOP
ldle
L
H
H
L
×
BST
ILLEGAL*
11
—
L
H
L
H
BA, CA, A10
READ/READA
ILLEGAL*
11
—
L
H
L
L
BA, CA, A10
WRIT/WRITA
ILLEGAL*
11
—
L
L
H
H
BA, RA
ACT
Activating
Active
L
L
H
L
BA, A10
PRE, PALL
NOP
ldle
L
L
L
H
×
REF, SELF
Refresh/
Self refresh*
12
Mode register set*
12
ldle/
Self refresh
L
L
L
L
MODE
MRS
ldle
Refresh
(auto-refresh)*
3
H
×
×
×
×
DESL
NOP
ldle
L
H
H
H
×
NOP
NOP
ldle
L
H
H
L
×
BST
ILLEGAL
—
L
H
L
×
×
ILLEGAL
—
L
L
×
×
×
ILLEGAL
—
Activating*
4
H
×
×
×
×
DESL
NOP
Active
L
H
H
H
×
NOP
NOP
Active
L
H
H
L
×
BST
ILLEGAL*
11
—
L
H
L
H
BA, CA, A10
READ/READA
ILLEGAL*
11
—
L
H
L
L
BA, CA, A10
WRIT/WRITA
ILLEGAL*
11
—
L
L
H
H
BA, RA
ACT
ILLEGAL*
11
—
L
L
H
L
BA, A10
PRE, PALL
ILLEGAL*
11
—
L
L
L
×
×
ILLEGAL
—
Active*
5
H
×
×
×
×
DESL
NOP
Active
L
H
H
H
×
NOP
NOP
Active
L
H
H
L
×
BST
ILLEGAL
Active
L
H
L
H
BA, CA, A10
READ/READA
Starting read operation Read/READA
L
H
L
L
BA, CA, A10
WRIT/WRITA
Starting write operation
Write
recovering/
precharging
L
L
H
H
BA, RA
ACT
ILLEGAL*
11
—
L
L
H
L
BA, A10
PRE, PALL
Pre-charge
Idle
L
L
L
×
×
ILLEGAL
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDD1216AATA-5 | 128M bits DDR SDRAM (8M words x 16 bits, DDR400) |
| EDD1216AATA-5B-E | 128M bits DDR SDRAM (8M words x 16 bits, DDR400) |
| EDD1216AATA-5C-E | 128M bits DDR SDRAM (8M words x 16 bits, DDR400) |
| EDD1216AATA-7A-E | 128M bits DDR SDRAM (8M words x 16 bits) |
| EDD1216AATA-7B-E | 128M bits DDR SDRAM (8M words x 16 bits) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDD1216AATA-5 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM (8M words x 16 bits, DDR400) |
| EDD1216AATA-5B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM (8M words x 16 bits, DDR400) |
| EDD1216AATA-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM (8M words x 16 bits, DDR400) |
| EDD1216AATA-6B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM (8M words x 16 bits) |
| EDD1216AATA-7A-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM (8M words x 16 bits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。