
56F826 Technical Data, Rev. 14
42
Freescale Semiconductor
Table 3-14 SSI Slave Mode1 Switching Characteristics
Operating Conditions: VSSIO = VSS = VSSA = 0V, VDDA = VDDIO = 3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Parameter
Symbol
Min
Typ
Max
Units
STCK frequency
fs
—
102
MHz
STCK period3
tSCKW
100
—
ns
STCK high time
tSCKH
504
——
ns
STCK low time
tSCKL
504
——
ns
Output clock rise/fall time
—
TBD
—ns
Delay from STCK high to STFS (bl) high - Slave5
tTFSBHS
0.1
—
46
ns
Delay from STCK high to STFS (wl) high - Slave5
tTFSWHS
0.1
—
46
ns
Delay from SRCK high to SRFS (bl) high - Slave5
tRFSBHS
0.1
—
46
ns
Delay from SRCK high to SRFS (wl) high - Slave5
tRFSWHS
0.1
—
46
ns
Delay from STCK high to STFS (bl) low - Slave5
tTFSBLS
-1
—
ns
Delay from STCK high to STFS (wl) low - Slave5
tTFSWLS
-1
—
ns
Delay from SRCK high to SRFS (bl) low - Slave5
tRFSBLS
-46
—
ns
Delay from SRCK high to SRFS (wl) low - Slave5
tRFSWLS
-46
—
ns
STCK high to STXD enable from high impedance - Slave
tTXES
——
ns
STCK high to STXD valid - Slave
tTXVS
1—
25
ns
STFS high to STXD enable from high impedance (first bit) -
Slave
tFTXES
5.5
—
25
ns
STFS high to STXD valid (first bit) - Slave
tFTXVS
6—
27
ns
STCK high to STXD not valid - Slave
tTXNVS
11
—
13
ns
STCK high to STXD high impedance - Slave
tTXHIS
11
—
28.5
ns
SRXD Setup time before SRCK low - Slave
tSS
4—
—
ns
SRXD Hold time after SRCK low - Slave
tHS
4—
—
ns