CIN —8 — pF Output capacita" />
參數(shù)資料
型號(hào): DSP56F826BU80E
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 15/56頁(yè)
文件大?。?/td> 0K
描述: IC DSP 80MHZ 64KB FLASH 100LQFP
標(biāo)準(zhǔn)包裝: 90
系列: 56F8xx
核心處理器: 56800
芯體尺寸: 16-位
速度: 80MHz
連通性: EBI/EMI,SCI,SPI,SSI
外圍設(shè)備: POR,WDT
輸入/輸出數(shù): 46
程序存儲(chǔ)器容量: 67KB(33.5K x 16)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 4.5K x 16
電壓 - 電源 (Vcc/Vdd): 2.25 V ~ 2.75 V
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-LQFP
包裝: 托盤(pán)
56F826 Technical Data, Rev. 14
22
Freescale Semiconductor
Input capacitance
CIN
—8
pF
Output capacitance
COUT
—12
pF
VDD supply current
IDDT5
Run 6
—47
75
mA
Wait7
—21
36
mA
Stop
—2
8
mA
Low Voltage Interrupt, VDDIO power supply8
VEIO
2.4
2.7
3.0
V
Low Voltage Interrupt, VDD power supply9
VEIC
2.0
2.2
2.4
V
Power on Reset10
VPOR
—1.7
2.0
V
1.
1. Schmitt Trigger inputs are: EXTBOOT, IRQA, IRQB, RESET, TCS, TCK, TRST, TMS, TDI and RXD1
2. Analog inputs are: ANA[0:7], XTAL and EXTAL. Specification assumes ADC is not sampling.
3. PWM pin output source current measured with 50% duty cycle.
4. PWM pin output sink current measured with 50% duty cycle.
5. IDDT = IDD + IDDA (Total supply current for VDD + VDDA)
6. Run (operating) IDD measured using 4MHz clock source. All inputs 0.2V from rail; outputs unloaded. All ports configured as
inputs; measured with all modules enabled.
7. Wait IDD measured using external square wave clock source (fosc = 4MHz) into XTAL; all inputs 0.2V from rail; no DC loads;
less than 50pF on all outputs. CL = 20pF on EXTAL; all ports configured as inputs; EXTAL capacitance linearly affects wait IDD;
measured with PLL enabled.
8. This low-voltage interrupt monitors the VDDIO power supply. If VDDIO drops below VEIO, an interrupt is generated. Functionality
of the device is guaranteed under transient conditions when VDDIO >VEIO (between the minimum specified VDDIO and the point when
the VEIO interrupt is generated).
9. This low-voltage interrupt monitors theVDD power supply. If VDDIO drops below VEIC, an interrupt is generated. Functionality of
the device is guaranteed under transient conditions when VDD >VEIC (between the minimum specified VDD and the point when the
VEIC interrupt is generated).
10. Power
on reset occurs whenever the VDD power supply drops below VPOR. While power is ramping up, this signal remains
active for as long as VDD is below VPOR no matter how long the ramp-up rate is.
Table 3-4 DC Electrical Characteristics (Continued)
Operating Conditions: VSSIO=VSS = VSSA = 0V, VDDA =VDDIO=3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Min
Typ
Max
Unit
相關(guān)PDF資料
PDF描述
MC908AS60ACFNE IC MCU 60K FLASH 8.4MHZ 52PLCC
MC9S12XDT256MAA IC MCU 256K FLASH 80-QFP
MC9S12XD256MAG IC MCU 256K FLASH 144-LQFP
MC9S12XDT512CAA IC MCU 512K FLASH 80-QFP
MC56F8347VPYE IC DSP 16BIT 60MHZ 160-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56F826BU80E 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor
DSP56F826BU80E 制造商:Freescale Semiconductor 功能描述:DSP LQFP100 3.6V
DSP56F826D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Preliminary Technical Data DSP56F826 16-bit Digital Signal Processor
DSP56F826E 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
DSP56F826EVM 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 Evaluation Kit For DSP56F826 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: