參數(shù)資料
型號(hào): DSP56301AG80
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 31/124頁(yè)
文件大小: 0K
描述: IC DSP 24BIT 80MHZ GP 208-LQFP
產(chǎn)品變化通告: DSP56301 Discontinuation 12/Nov/2009
標(biāo)準(zhǔn)包裝: 36
系列: DSP563xx
類型: 定點(diǎn)
接口: 主機(jī)接口,SSI,SCI
時(shí)鐘速率: 80MHz
非易失內(nèi)存: ROM(9 kB)
芯片上RAM: 24kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 208-LQFP
供應(yīng)商設(shè)備封裝: 208-LQFP
包裝: 托盤
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
DSP56301 Technical Data, Rev. 10
1-10
Freescale Semiconductor
Signals/Connections
1.7 Host Interface (HI32)
The Host Interface (HI32) provides fast parallel data to a 32-bit port directly connected to the host bus. The HI32
supports a variety of standard buses and directly connects to a PCI bus and a number of industry-standard
microcomputers, microprocessors, DSPs, and DMA hardware.
1.7.1
Host Port Usage Considerations
Careful synchronization is required when the system reads multiple-bit registers that are written by another
asynchronous system. This is a common problem when two asynchronous systems are connected (as they are in the
Host port). The considerations for proper operation are discussed in Table 1-10.
MODD
IRQD
Input
Mode Select D
Selects the initial chip operating mode during hardware reset and becomes a
level-sensitive or negative-edge-triggered, maskable interrupt request input
IRQD during normal instruction processing. MODA, MODB, MODC, and
MODD select one of sixteen initial chip operating modes, latched into the OMR
when the RESET signal is deasserted.
External Interrupt Request D
Internally synchronized to CLKOUT. If IRQD is asserted synchronous to
CLKOUT, multiple processors can be re-synchronized using the WAIT
instruction and asserting IRQD to exit the Wait state. If the processor is in the
Stop stand-by state and IRQD is asserted, the processor exits the Stop state.
These inputs are 5 V tolerant.
RESET
Input
Reset
Deassertion of RESET is internally synchronized to the clock out (CLKOUT).
When asserted, the chip is placed in the Reset state and the internal phase
generator is reset. The Schmitt-trigger input allows a slowly rising input (such
as a capacitor charging) to reset the chip reliably. If RESET is deasserted
synchronous to CLKOUT, exact start-up timing is guaranteed, allowing
multiple processors to start synchronously and operate together in “l(fā)ock-step.”
When the RESET signal is deasserted, the initial chip operating mode is
latched from the MODA, MODB, MODC, and MODD inputs. The RESET
signal must be asserted after power-up.
This input is 5 V tolerant.
Table 1-10.
Host Port Usage Considerations
Action
Description
Asynchronous read of
receive byte registers
When reading the receive byte registers, Receive register High (RXH), Receive register Middle (RXM), or
Receive register Low (RXL), use interrupts or poll the Receive register Data Full (RXDF) flag that indicates
data is available. This assures that the data in the receive byte registers is valid.
Asynchronous write to
transmit byte registers
Do not write to the transmit byte registers, Transmit register High (TXH), Transmit register Middle (TXM), or
Transmit register Low (TXL), unless the Transmit register Data Empty (TXDE) bit is set, indicating that the
transmit byte registers are empty. This guarantees that the transmit byte registers transfer valid data to the
Host Receive (HRX) register.
Table 1-9.
Interrupt and Mode Control (Continued)
Signal Name
Type
State During
Reset
Signal Description
相關(guān)PDF資料
PDF描述
ECC13DCMT-S288 CONN EDGECARD 26POS .100 EXTEND
VE-21X-EU CONVERTER MOD DC/DC 5.2V 200W
DSP56301AG100 IC DSP 24BIT 100MHZ GP 208-LQFP
MMBD4148 DIODE 100V 200MA SOT23
VE-21B-EU CONVERTER MOD DC/DC 95V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56301AG80B1 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56301CE2K30A 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:DSP56301 Digital Signal Processor
DSP56301PW100 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 100Mhz/100MMACS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56301PW80 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 80Mhz/80MMACS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56301UMAD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56301 Users Manual Addendum