GNDN
參數(shù)資料
型號(hào)： DSP56301AG80
廠商： Freescale Semiconductor
文件頁數(shù)： 114/124頁
文件大?。?/td> 0K
描述： IC DSP 24BIT 80MHZ GP 208-LQFP
產(chǎn)品變化通告： DSP56301 Discontinuation 12/Nov/2009
標(biāo)準(zhǔn)包裝： 36
系列： DSP563xx
類型： 定點(diǎn)
接口： 主機(jī)接口，SSI，SCI
時(shí)鐘速率： 80MHz
非易失內(nèi)存： ROM（9 kB）
芯片上RAM： 24kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 3.30V
工作溫度： -40°C ~ 100°C
安裝類型： 表面貼裝
封裝/外殼： 208-LQFP
供應(yīng)商設(shè)備封裝： 208-LQFP
包裝： 托盤
Clock
DSP56301 Technical Data, Rev. 10
Freescale Semiconductor
1-5
1.3 Clock
1.4 Phase Lock Loop (PLL)
GNDN
Bus Control Ground
Isolated ground for the bus control I/O drivers. This connection must be tied externally to all other chip ground
connections. The user must provide adequate external decoupling capacitors.
GNDH
Host Ground
Isolated ground for the HI32 I/O drivers. This connection must be tied externally to all other chip ground connections.
The user must provide adequate external decoupling capacitors.
GNDS
ESSI, SCI, and Timer Ground
Isolated ground for the ESSI, SCI, and timer I/O drivers. This connection must be tied externally to all other chip ground
connections. The user must provide adequate external decoupling capacitors.
Note:
These designations are package-dependent. Some packages connect all GND inputs except GNDP and GNDP1 to each other
internally. On those packages, all ground connections except GNDP and GNDP1 are labeled GND.
Table 1-4.
Clock Signals
Signal Name
Type
State During
Reset
Signal Description
EXTAL
Input
External Clock/Crystal Input
Interfaces the internal crystal oscillator input to an external crystal or an
external clock.
XTAL
Output
Chip-driven
Crystal Output
Connects the internal crystal oscillator output to an external crystal. If an
external clock is used, leave XTAL unconnected.
Table 1-5.
Phase Lock Loop Signals
Signal Name
Type
State During
Reset
Signal Description
CLKOUT
Output
Chip-driven
Clock Output
Provides an output clock synchronized to the internal core clock phase.
If the PLL is enabled and both the multiplication and division factors equal one,
then CLKOUT is also synchronized to EXTAL.
If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL.
PCAP
Input
PLL Capacitor
Connects an off-chip capacitor to the PLL filter. Connect one capacitor
terminal to PCAP and the other terminal to VCCP.
If the PLL is not used, PCAP can be tied to VCC, GND, or left floating.
Table 1-3.
Grounds
Ground Name
Description
相關(guān)PDF資料
PDF描述
ECC13DCMT-S288 CONN EDGECARD 26POS .100 EXTEND
VE-21X-EU CONVERTER MOD DC/DC 5.2V 200W
DSP56301AG100 IC DSP 24BIT 100MHZ GP 208-LQFP
MMBD4148 DIODE 100V 200MA SOT23
VE-21B-EU CONVERTER MOD DC/DC 95V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56301AG80B1 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56301CE2K30A 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:DSP56301 Digital Signal Processor
DSP56301PW100 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 100Mhz/100MMACS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56301PW80 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 80Mhz/80MMACS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56301UMAD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56301 Users Manual Addendum
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*