- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP1620 TVS 400W 6.0V BIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號： | DSP1620 |
| 英文描述： | TVS 400W 6.0V BIDIRECT SMA |
| 中文描述： | 澄清，串行I /設(shè)備的DSP1620/27/28/29 O控制注冊說明 |
| 文件頁數(shù)： | 35/114頁 |
| 文件大?。?/td> | 804K |
| 代理商： | DSP1620 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
Lucent Technologies Inc.
33
4 Hardware Architecture
(continued)
Table 13. Memory-Mapped Registers
(continued)
Address
Register
Register Bit Field
0x407
Received Symbol/Channel Tap Register
S1H1
Convolutional decoding case:
Bit 7:0 is reserved.
Bit 15:8 is S1.
MLSE equalization case:
Bit 7:0 is HQ1.
Bit 15:8 is HI1.
Convolutional decoding case:
Bit 7:0 is reserved.
Bit 15:8 is S0.
MLSE equalization case:
Bit 7:0 is HQ0.
Bit 15:8 is HI0.
Bit 7:0 is zero.
Bit 15:8 is decoded symbol.
Convolutional case:
Bit 7:0 is G0.
Bit 15:8 is G1.
MLSE case:
Bit 9:0 is in-phase part of received signal.
Bit 15:10 is reserved.
Convolutional case:
Bit 7:0 is G2.
Bit 15:8 is G3.
MLSE case:
Bit 9:0 is quadrature-phase part of received signal.
Bit 15:10 is reserved.
Convolutional case:
Bit 7:0 is G4.
Bit 15:8 is G5.
MLSE case:
Bit 15:0 is reserved.
Bit 7:0 is used.
Bit 15:8 is reserved.
0x040E
Bit 15:8 is zero.
Bit 7:0 is upper byte of the minimum accumulated cost 0x040F.
Bit 15:0 is the lower 2 bytes of the minimum accumulated cost.
Traceback shift register (TBSR)
Bit 7:0 TBSR.
Bit 15:8 is reserved.
Reserved.
0x408
Received Symbol/Channel Tap Register
S0H0
0x409
Decoded Symbol Register
DSR
Received Real Signal/Generating Polynomial
ZIG10
0x40a
0x40b
Received Imaginary Signal/Generating Polynomial
ZQG32
0x40c
Generating Polynomial
G54
0x40d
Minimum Cost Index Register
MIDX
Minimum Accumulated Cost Register
MACH
MACL
0x40e—f
0x410
Traceback Shift Register
TBSR
0x411—0x7FF
Reserved Registers
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1628 | TVS 400W 60V BIDIRECT SMA |
| DSP16210 | TVS 400W 6.5V UNIDIRECT SMA |
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP16210 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP16210 Digital Signal Processor |
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。