- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17023 > DS4830EVKIT# (Maxim Integrated Products)EVAL KIT OPTICAL MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | DS4830EVKIT# |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 16/30頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL KIT OPTICAL MICROCONTROLLER |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
DS4830
Optical Microcontroller
23
Maxim Integrated
contains six peripheral modules, M0 to M5. An MIIR reg-
ister is implemented in modules M1 and M2. The MIIRs
are 16-bit read-only registers and all of them default to
all zeros on system reset. Once the module that causes
the interrupt is singled out, it can then be interrogated
for the specific interrupt source and software can take
appropriate action. Interrupts are evaluated by applica-
tion code allowing the definition of a unique interrupt
priority scheme for each application. Interrupt sources
are available from the watchdog timer, the ADC (includ-
ing sample/holds), fast comparators, the programmable
timer, SVM, the I2C-compatible master and slave inter-
face, 3-wire, master and slave SPI, and all GPIO pins.
I/O Port
The device allows for most inputs and outputs to function
as general-purpose input and/or output pins. There are
four ports: P0, P1, P2, and P6. Note that there is no port
corresponding to P6.7. The 7th bit of port 6 is nonfunc-
tional in all SFRs. Each pin is multiplexed with at least one
special function, such as interrupts, I/O pins, or JTAG
pins, etc.
The GPIO pins have Schmitt trigger receivers and full
CMOS output drivers and can support alternate functions.
The ports can be accessed through SFRs (PO[0,1,2,6],
PI[0,1,2,6], PD[0,1,2,6], EIE[0,1,2,6], EIF[0,1,2,6], and
EIES[0,1,2,6]) in modules 0 and 1, and each pin can be
individually configured. The pin is either high impedance
or a weak pullup when defined as an input, dependent on
the state of the corresponding bit in the output register. In
addition, each pin can function as external interrupt with
individual enable, flag and active edge selection, when
programmed as input.
The I/O port SFRs are accessed in module 0 and 1.
Detailed information regarding the GPIO block can be
found in the DS4830 User’s Guide.
DAC Outputs
The device provides eight 12-bit DAC outputs with multi-
ple reference options. An internal 2.5V reference is pro-
vided. There are also two selectable external references.
REFINA can be selected as the full-scale reference for
DAC0 to DAC3. REFINB can be selected as the full-scale
reference for DAC4 to DAC7. The DAC outputs are volt-
age buffered. Each DAC can be individually disabled and
put into a low-power power-down mode using DACCFG.
An external reset does not affect the DAC outputs.
If a DAC output is used during the lifetime of the DS4830,
the DAC must always be enabled to guarantee meeting
the INL and offset specifications. If a pin is used for a
DAC, it should be used only for the DAC function. The
pin’s function should not be switched between DAC and
PWM or switched between DAC and GPIO.
The DAC SFRs are accessed in module 4. Detailed
information regarding the DAC block can be found in the
DS4830 User’s Guide.
PWM Outputs
The device provides 10 independently configurable
PWM outputs. The PWM outputs are configured using
three SFRs: PWMCN, PWMDATA, and PWNSYNC. Using
PWMCN and PWMDATA, individual PWM channels can
be programmed for unique duty cycles (DCYCn), con-
figurations (PWMCFGn), and delays (PWMDLYn), where
n represents the PWM channel number.
The PWM clock can be obtained from the core clock,
peripheral clock, or an external clock, depending on
CLK_SEL bits programmed in individual PWMCFGn reg-
isters. The PWMCFGn register also enables/disables the
corresponding PWM output and selects the PWM polar-
ity. The user can set the duty cycle and the frequency
of each PWM output individually by configuring the cor-
responding DCYCn register and the PWMCFGn register.
The device allows 4-slot or 32-slot pulse spreading
options for each PWM channel. The PWM outputs can be
configured to be output on an alternate location using the
configuration register. PWMDLY is a 12-bit register used
for providing starting delay on different PWM channels,
and can be used to create multiphase PWM operation.
Different channels can be synchronized using the
PWMSYNC register. Doing so effectively brings the
channels in phase by restarting the channels that are to
be synchronized. An external reset does not affect the
PWM outputs.
The PWM SFRs are accessed in module 5. Detailed
information regarding the PWM block can be found in the
DS4830 User’s Guide.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GCM30DCSD | CONN EDGECARD 60POS DIP .156 SLD |
| GCM30DCMN | CONN EDGECARD 60POS .156 WW |
| GCM30DCMH | CONN EDGECARD 60POS .156 WW |
| GCM30DCMD | CONN EDGECARD 60POS .156 WW |
| GCM24DCCS | CONN EDGECARD 48POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS4830EVKIT# | 功能描述:開發(fā)板和工具包 - 其他處理器 DS4830 Eval Kit RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| DS4830RD# | 功能描述:開發(fā)板和工具包 - 其他處理器 REFERENCE DESIGN FOR DS4830/DS3923 RoHS:否 制造商:Maxim Integrated 產(chǎn)品: 工具用于評估: 核心: 接口類型: 工作電源電壓: |
| DS4830T | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Optical Microcontroller 16-Bit MAXQ20 Low-Power Microcontroller |
| DS4830T+ | 功能描述:16位微控制器 - MCU Control Calibration & Opt Trans Mtr RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| DS4830T+T | 功能描述:16位微控制器 - MCU Control Calibration & Opt Trans Mtr RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。