- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9314 > DS2415X (Maxim Integrated Products)IC TIME CHIP 1-WIRE CSP PDF資料下載
參數(shù)資料
| 型號： | DS2415X |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 2/14頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TIME CHIP 1-WIRE CSP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 10,000 |
| 類型： | 二進(jìn)制計(jì)數(shù)器 |
| 特點(diǎn)： | 唯一 ID |
| 時(shí)間格式： | 二進(jìn)制 |
| 數(shù)據(jù)格式： | 二進(jìn)制 |
| 接口： | 1 線 串行 |
| 電源電壓： | 2.5 V ~ 5.5 V |
| 電壓 - 電源，電池： | 2.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 6-XBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 6-覆晶（2.82x2.54） |
| 包裝： | 帶卷 (TR) |
DS2415
10 of 14
1-WIRE SIGNALING
The DS2415 requires strict protocols to insure data integrity. The protocol consists of four types of
signaling on one line: Reset Sequence with Reset Pulse and Presence Pulse, Write 0, Write 1, and Read
Data. The bus master initiates all these signals, except Presence Pulse. The initialization sequence
required to begin any communication with the DS2415 is shown in Figure 8. A Reset Pulse followed by a
Presence Pulse indicates the DS2415 is ready to send or receive data given the correct ROM command
and control function command. The bus master transmits (TX) a Reset Pulse (tRSTL , minimum 480
ms).
The bus master then releases the line and goes into receive mode (RX). The 1-Wire bus is pulled to a high
state via the pullup resistor. After detecting the rising edge on the data line, the DS2415 waits (tPDH, 15
ms
to 60
ms) and then transmits the Presence Pulse (tPDL , 60ms to 240ms).
INITIALIZATION PROCEDURE “RESET AND PRESENCE PLUSES” Figure 8
480
ms tRSTL < *
480
ms tRSTH < ( INCLUDES RECOVERY TIME)
15
ms tPDH < 60ms
60
ms tPDL < 240ms
* In order not to mask interrupt signaling by other devices on the 1-Wire bus, tRSTL + tR should always
be less than 960
ms.
READ/WRITE TIME SLOTS
The definitions of write and read time slots are illustrated in Figure 9. All time slots are initiated by the
master driving the data line low. The falling edge of the data line synchronizes the DS2415 to the master
by triggering a delay circuit in the DS2415. During write time slots, the delay circuit determines when the
DS2415 will sample the data line. For a read data time slot, if a 0 is to be transmitted, the delay circuit
determines how long the DS2415 will hold the data line low overriding the 1 generated by the master. If
the data bit is a 1, the device will leave the read data time slot unchanged.
RESISTOR
MASTER
DS2415
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2417P/T&R | IC TIMECHIP W/INTRPT 1WIRE 6TSOC |
| VI-BN2-IU-F2 | CONVERTER MOD DC/DC 15V 200W |
| AD5247BKSZ5-RL7 | IC POT DGTL 5K 128POS SC70-6 |
| DS1501WSN | IC RTC WDOG Y2KC 3.3V IND 28SOIC |
| DS1500YE | IC RTC Y2KC W/NV CTRL 5V 32TSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2416FP00K | 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,416,3P208V,CC |
| DS2416FR000 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,416,3P208V,SC |
| DS2416FRAB0 | 制造商:Thomas & Betts 功能描述:200A,REC.,3P4W,3PHASE,208V |
| DS2416MP000 | 制造商:Thomas & Betts 功能描述:DS2416MP000 200A,PLG,3P4W,MG,416 制造商:Thomas & Betts 功能描述:200A,PLG,3P4W,MG,416,3P208V |
| DS2416MP00K | 制造商:Thomas & Betts 功能描述:200A,PLG,3P4W,MG,416,3P208V,CC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。