參數(shù)資料
型號: DS2415V
英文描述: 1-Wire Time Chip
中文描述: 1 - Wire時鐘芯片
文件頁數(shù): 6/20頁
文件大?。?/td> 142K
代理商: DS2415V
DS1385/DS1387
012496 6/20
TIME, CALENDAR AND ALARM DATA MODES
Table 1
ADDRESS
LOCATION
FUNCTION
DECIMAL
RANGE
RANGE
BINARY DATA MODE
BCD DATA MODE
0
Seconds
0–59
00–3B
00–59
1
Seconds Alarm
0–59
00–3B
00–59
2
Minutes
0–59
00–3B
00–59
3
Minutes Alarm
0–59
00–3B
00–59
4
Hours–12–hr Mode
1–12
01–0C AM, 81–8C PM
01–12AM, 81–92PM
Hours–24–hr Mode
0–23
00–17
00–23
5
Hours Alarm–12–hr
1–12
01–0C AM, 81–8C PM
01–12AM, 81–92PM
Hours Alarm–24–hr
0–23
00–17
00–23
6
Day of the Week
Sunday = 1
1–7
01–07
01–07
7
Date of the Month
1–31
01–1F
01–31
8
Month
1–12
01–0C
01–12
9
Year
0–99
00–63
00–99
USER NONVOLATILE RAM – RTC
The 50 user nonvolatile RAM bytes are not dedicated to
any special function within the DS1385/DS1387. They
can be used by the application program as nonvolatile
memory and are fully available during the update cycle.
This memory is directly accessible in the RTC section.
INTERRUPTS
The RTC plus RAM includes three separate, fully auto-
matic sources of interrupt for a processor. The alarm in-
terrupt can be programmed to occur at rates from once
per second to once per day. The periodic interrupt can
be selected for rates from 500 ms to 122
μ
s. The
update–ended interrupt can be used to indicate to the
program that an update cycle is complete. Each of
these independent interrupt conditions is described in
greater detail in other sections of this text.
The application program can select which interrupts, if
any, are going to be used. Three bits in Register B en-
able the interrupts. Writing a logic 1 to an interrupt–en-
able bit permits that interrupt to be initiated when the
event occurs. A logic 0 in an interrupt–enable bit prohib-
its the IRQ pin from being asserted from that interrupt
condition. If an interrupt flag is already set when an in-
terrupt is enabled, IRQ is immediately set at an active
level, although the interrupt initiating the event may
have occurred much earlier. As a result, there are cases
where the program should clear such earlier initiated in-
terrupts before first enabling new interrupts.
When an interrupt event occurs, the relating flag bit is
set to logic 1 in Register C. These flag bits are set inde-
pendent of the state of the corresponding enable bit in
Register B. The flag bit can be used in a polling mode
without enabling the corresponding enable bits. When a
flag is set, an indication is given to software that an inter-
rupt event has occurred since the flag bit was last read.
However, care should be taken when using the flag bits
as they are cleared each time Register C is read.
Double latching is included with Register C so that bits
which are set remain stable throughout the read cycle.
All bits which are set (high) are cleared when read and
new interrupts which are pending during the read cycle
are held until after the cycle is completed. One, two or
three bits can be set when reading Register C. Each uti-
lized flag bit should be examined when read to ensure
that no interrupts are lost.
相關(guān)PDF資料
PDF描述
DS2415X 1-Wire Time Chip
DS1395 RAMified Real Time Clock
DS1395S RAMified Real Time Clock
DS1402D-41 iButton Probe Component Parts
DS1402 iButton Probe Component Parts
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2415X 功能描述:IC TIME CHIP 1-WIRE CSP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點:警報器,閏年,SRAM 存儲容量:- 時間格式:HH:MM:SS(12/24 小時) 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源,電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件
DS2416FP00K 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,416,3P208V,CC
DS2416FR000 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,416,3P208V,SC
DS2416FRAB0 制造商:Thomas & Betts 功能描述:200A,REC.,3P4W,3PHASE,208V
DS2416MP000 制造商:Thomas & Betts 功能描述:DS2416MP000 200A,PLG,3P4W,MG,416 制造商:Thomas & Betts 功能描述:200A,PLG,3P4W,MG,416,3P208V