參數(shù)資料
型號: DS2153Q-A7+T&R
廠商: Maxim Integrated Products
文件頁數(shù): 56/60頁
文件大?。?/td> 0K
描述: IC TXRX E1 1-CHIP 5V 44-PLCC
產(chǎn)品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 500
功能: 單芯片收發(fā)器
接口: E1
電路數(shù): 1
電源電壓: 4.75 V ~ 5.25 V
電流 - 電源: 65mA
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC(16.59x16.59)
包裝: 帶卷 (TR)
DS2153Q
6 of 60
2 PIN DESCRIPTION
PIN
NAME
TYPE
FUNCTION
1–4,
41–44
AD4–AD7,
AD0–AD3
I/O
Address/Data Bus. An 8-bit multiplexed address/data bus.
5
RD
(DS)
I
Active-Low Read Input (Data Strobe)
6
CS
I
Active-Low Chip Select. Must be low to read or write the port.
7
ALE(AS)
I
Address Latch Enable (Address Strobe). A positive going edge
serves to demultiplex the bus.
8
WR
(R/ W )
I
Active-Low Write Input (Read/Write)
9
RLINK
O
Receive Link Data. Outputs the full receive data stream including the
Sa bits. See Section 14 for timing details.
10
RLCLK
O
Receive Link Clock. 4kHz to 20kHz demand clock for the RLINK
output. Controlled by RCR2. See Section 14 for timing details.
11
DVSS
Digital Signal Ground. 0.0V. Should be tied to local ground plane.
12
RCLK
O
Receive Clock. Recovered 2.048MHz clock.
13
RCHCLK
O
Receive Channel Clock. 256kHz clock that pulses high during the
LSB of each channel. Useful for parallel to serial conversion of
channel data. See Section 14 for timing details.
14
RSER
O
Receive Serial Data. Received NRZ serial data, updated on rising
edges of RCLK or SYSCLK.
15
RSYNC
I/O
Receive Sync. An extracted pulse, one RCLK wide, is output at this
pin, which identifies either frame (RCR1.6 = 0) or multiframe
boundaries (RCR1.6 = 1). If the elastic store is enabled via the
RCR2.1, then this pin can be enabled to be an input via RCR1.5 at
which a frame boundary pulse is applied. See Section 14 for timing
details.
16
RLOS/LOTC
O
Receive Loss of Sync/Loss of Transmit Clock. A dual function
output. If TCR2.0 = 0, will toggle high when the synchronizer is
searching for the E1 frame and multiframe; if TCR2.0 = 1, will toggle
high if the TCLK pin has not toggled for 5
s.
17
SYSCLK
I
System Clock. 1.544MHz or 2.048MHz clock. Only used when the
elastic store functions are enabled via either RCR2.1. Should be tied
low in applications that do not use the elastic store. If tied high for at
least 100
s, will force all output pins (including the parallel port) to
tri-state.
18
RCHBLK
O
Receive Channel Block. A user-programmable output that can be
forced high or low during any of the 32 E1 channels. Useful for
blocking clocks to a serial UART or LAPD controller in applications
where not all E1 channels are used such as Fractional E1, 384kbps
service (H0), 1920kbps (H12), or ISDN-PRI. Also useful for locating
individual channels in drop-and-insert applications. See Section 14 for
timing details.
19
ACLKI
I
Alternate Clock Input. Upon a receive carrier loss, the clock applied
at this pin (normally 2.048MHz) will be routed to the RCLK pin. If no
clock is routed to this pin, then it should be tied to DVSS via a 1k
resistor.
相關(guān)PDF資料
PDF描述
DS2154LNA2+ IC TXRX E1 5V 100-LQFP
DS2154L IC TXRX E1 1CHIP 5V ENH 100-LQFP
DS2155LN IC TXRX T1/E1/J1 1-CHIP 100-LQFP
DS2156LN+ IC TXRX T1/E1/J1 1-CHIP 100-LQFP
DS2172T/T&R IC TESTER BIT ERROR RATE 32-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2153QN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver
DS2153QN-A5 功能描述:IC TXRX E1 1-CHIP 5V IND 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標準包裝:750 系列:*
DS2153QN-A7 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2153QN-A7/T&R 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:
DS2153QN-A7/T&R+ 制造商:Maxim Integrated Products 功能描述:FRAMER E1/ISDN-PRI/PCM-30 5V 44PLCC - Tape and Reel