
DS17485/DS17487
7 of 38
RTC ADDRESS MAP
The address map for the RTC registers of the DS17485/DS17487 is shown in Figure 2. The address map
consists of the 14 clock/calendar registers. Ten registers contain the time, calendar, and alarm data, and
4 bytes are used for control and status.
All registers can be directly written or read except for the
following:
1. Registers C and D are read-only.
2. Bit 7 of Register A is read-only.
3. The high order bit of the second byte is read-only.
DS17485 REAL TIME CLOCK ADDRESS MAP Figure 2
TIME, CALENDAR AND ALARM LOCATIONS
The time and calendar information is obtained by reading the appropriate register bytes shown in Table 1.
The time, calendar, and alarm are set or initialized by writing the appropriate register bytes. The contents
of the time, calendar, and alarm registers can be either Binary or Binary-Coded Decimal (BCD) format.
Table 1 shows the binary and BCD formats of the ten time, calendar, and alarm locations that reside in
both bank 0 and in bank 1, plus the two extended registers that reside in bank 1 only (bank 0 and
bank 1 switching will be explained later in this text).
Before writing the internal time, calendar, and alarm registers, the SET bit in Register B should be written
to a logic 1 to prevent updates from occurring while access is being attempted. Also at this time, the data
format (binary or BCD), should be set via the data mode bit (DM) of Register B. All time, calendar, and
alarm registers must use the same data mode. The set bit in Register B should be cleared after the data
mode bit has been written to allow the real-time clock to update the time and calendar bytes.
Once initialized, the real time clock makes all updates in the selected mode. The data mode cannot be
changed without reinitializing the ten data bytes. The 24/12 bit cannot be changed without reinitializing
the hour locations. When the 12-hour format is selected, the high order bit of the hours byte represents
PM when it is a logic 1. The time, calendar, and alarm bytes are always accessible because they are