- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376928 > DRP3510 (Electronic Theatre Controls, Inc.) Digital Receiver Front-end PDF資料下載
參數(shù)資料
| 型號(hào)： | DRP3510 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Digital Receiver Front-end |
| 中文描述： | 數(shù)字接收機(jī)前端 |
| 文件頁(yè)數(shù)： | 11/30頁(yè) |
| 文件大小： | 450K |
| 代理商： | DRP3510 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)
ADVANCE INFORMATION
DRX 3960A
Micronas
11
4. Control Interface
4.1. I
2
C Bus Interface
4.1.1. Device and Subaddresses
The DRX 3960A is controlled via the I
2
C bus slave
interface.
The IC is selected by transmitting one of the
DRX 3960A device addresses. In order to allow up to
three ICs to be connected to a single bus, an address
select pin (ADR_SEL) has been implemented. With
ADR_SEL pulled to high, low, or left open, the
DRX 3960A responds to different device addresses. A
device address pair is defined as a write address and a
read address.
Writing is done by sending the device write address,
followed by the subaddress byte, two address bytes,
and two data bytes. Reading is done by sending the
write device address, followed by the subaddress byte
and two address bytes. Without sending a stop condi-
tion, reading of the addressed data is completed by
sending the device read address and reading two
bytes of data.
Due to the internal architecture of the DRX 3960A, the
IC cannot react immediately to an I
2
C request. The
typical response time is about 0.3 ms. If the
DRX 3960A cannot accept another complete byte of
data until it has performed some other function (for
example, servicing an internal interrupt), it will hold the
clock line low to force the transmitter into a wait state.
The maximum wait period during normal operation
mode is less than 1 ms.
Table 4
–
1:
I
2
C Bus Device Addresses
ADR_SEL
Low
High
Left Open
Mode
Write
Read
Write
Read
Write
Read
Device address
82
hex
83
hex
86
hex
87
hex
8A
hex
8B
hex
Table 4
–
2:
I
2
C Bus Subaddresses
Name
Binary Value
Hex Value
Mode
Function
CONTROL
0000 0000
00
Read/Write
Write
Read
: Software reset of DRX
: Hardware error status of DRX
PORT
0000 0011
03
Write
output port address
WR_DRX
0001 0000
10
Write
write address
RD_DRX
0001 0001
11
Write
read address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DRX3960 | Digital Receiver Front-end |
| DRX3960A | Digital Receiver Front-end |
| DRR1-23XX | Digital Radio Receiver Down Converter Modules for 21.2 to 23.6 GHz(應(yīng)用在 21.2 至23.6 GHz的數(shù)字收音接收下變頻模塊) |
| DRS251 | 25 Amp Automotive Rectifier 100 to 600 Volts |
| DRS252 | 25 Amp Automotive Rectifier 100 to 600 Volts |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DR-P400-2P11 | 制造商:Drobo 功能描述:DROBO AC ADAPTER FOR STORAGE ARRAY |
| DRP-480 | 功能描述:DIN導(dǎo)軌式電源 RoHS:否 制造商:Mean Well 產(chǎn)品:Linear Supplies 商用/醫(yī)用:Commercial 輸出功率額定值:960 W 輸入電壓:180 VAC to 264 VAC, 254 VDC to 370 VDC 輸出端數(shù)量:1 輸出電壓（通道 1）:48 V 輸出電流（通道 1）: 輸出電壓（通道 2）: 輸出電流（通道 2）: 輸出電壓（通道 3）: 輸出電流（通道 3）: 尺寸:150 mm L x 110 mm W |
| DRP-480_09 | 制造商:MEANWELL 制造商全稱(chēng):Mean Well Enterprises Co., Ltd. 功能描述:480W Single Output Industrial DIN RAIL with PFC Function |
| DRP-480_11 | 制造商:MEANWELL 制造商全稱(chēng):Mean Well Enterprises Co., Ltd. 功能描述:480W Single Output Industrial DIN RAIL with PFC Function |
| DRP480-1AR | 功能描述:DIN導(dǎo)軌式電源 24V@20A RoHS:否 制造商:Mean Well 產(chǎn)品:Linear Supplies 商用/醫(yī)用:Commercial 輸出功率額定值:960 W 輸入電壓:180 VAC to 264 VAC, 254 VDC to 370 VDC 輸出端數(shù)量:1 輸出電壓（通道 1）:48 V 輸出電流（通道 1）: 輸出電壓（通道 2）: 輸出電流（通道 2）: 輸出電壓（通道 3）: 輸出電流（通道 3）: 尺寸:150 mm L x 110 mm W |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。