參數(shù)資料
型號(hào): DP8441
文件頁(yè)數(shù): 21/46頁(yè)
文件大小: 644K
代理商: DP8441
6.0 Refresh Modes
(Continued)
6.2 EXTERNALLY CONTROLLED REFRESH
The user can perform externally controlled refreshes by as-
serting the DISRFSH and RFSH input signals. When these
inputs assert, the DP8440/41 will perform a refresh as soon
as possible. If the user keeps RFSH asserted with DISRFSH
already asserted, the DRAM controller will burst refresh the
memory for as long as the inputs are valid. The controller
will guarantee the RAS low and RAS precharge times for
every refresh. The user can choose to monitor the output
RFRQ to externally request a refresh. When RFRQ asserts,
it indicates that the refresh counter has expired.
TL/F/11718–11
FIGURE 15. Externally Controlled Refresh (2T of RAS Low and Precharge)
21
相關(guān)PDF資料
PDF描述
DP84412J DRAM Controller
DP84412N DRAM Controller
DP8441VLJ DRAM Controller
DP84422BN DRAM Controller
DP84422J DRAM Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DP84412J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller
DP84412J/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller
DP84412N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller
DP84412N/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller
DP84412N/B+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller