參數(shù)資料
型號(hào)： DP83848C-POE-EK
廠(chǎng)商： National Semiconductor
文件頁(yè)數(shù)： 30/86頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION DP83848C
標(biāo)準(zhǔn)包裝： 1
系列： PowerWise®
主要目的： 特殊用途 DC/DC，以太網(wǎng)供電（POE）
輸出及類(lèi)型： 1，隔離
功率 - 輸出： 24W
輸出電壓： 3.3V
電流 - 輸出： 7.3A
輸入電壓： 39 ~ 57V
穩(wěn)壓器拓?fù)浣Y(jié)構(gòu)： 回掃
頻率 - 開(kāi)關(guān)： 250kHz
板類(lèi)型： 完全填充
已供物品： 板
已用 IC / 零件： LM5072
相關(guān)產(chǎn)品： DP83848CVVX/NOPBTR-ND - TXRX ETHERNET PHYTER 48-LQFP
DP83848CVV-ND - IC TXRX ETHERNET PHYTER 48-LQFP
35
www.national.com
DP
83
84
8
C
5.4 Power Feedback Circuit
To ensure correct operation for the DP83848C, parallel
caps with values of 10
F (Tantalum) and 0.1 F should be
placed close to pin 23 (PFBOUT) of the device.
Pin 18 (PFBIN1) and pin 37 (PFBIN2) must be connected
to pin 23 (PFBOUT), each pin requires a small capacitor
(.1
F). See Figure 13 below for proper connections.
5.5 Power Down/Interrupt
The Power Down and Interrupt functions are multiplexed
on pin 7 of the device. By default, this pin functions as a
power down input and the interrupt function is disabled.
Setting bit 0 (INT_OE) of MICR (0x11h) will configure the
pin as an active low interrupt output.
5.5.1 Power Down Control Mode
The PWR_DOWN/INT pin can be asserted low to put the
device in a Power Down mode. This is equivalent to setting
bit 11 (Power Down) in the Basic Mode Control Register,
BMCR (0x00h). An external control signal can be used to
drive the pin low, overcoming the weak internal pull-up
resistor. Alternatively, the device can be configured to ini-
tialize into a Power Down state by use of an external pull-
down resistor on the PWR_DOWN/INT pin. Since the
device will still respond to management register accesses,
setting the INT_OE bit in the MICR register will disable the
PWR_DOWN/INT input, allowing the device to exit the
Power Down state.
Table 8. 50 MHz Oscillator Specification
Parameter
Min
Typ
Max
Units
Condition
Frequency
50
MHz
Frequency
Tolerance
+50
ppm
Operational
Temperature
Frequency
Stability
+50
ppm
Operational
Temperature
Rise / Fall Time
6
nsec
20% - 80%
Jitter
8001
psec
Short term
Jitter
8001
psec
Long term
Symmetry
40%
60%
Duty Cycle
1 This limit is provided as a guideline for component selection and to guaranteed by production testing.
Refer to AN-1548, “PHYTER 100 Base-TX Reference Clock Jitter Tolerance,“ for details on jitter performance.
Table 9. 25 MHz Crystal Specification
Parameter
Min
Typ
Max
Units
Condition
Frequency
25
MHz
Frequency
Tolerance
+50
ppm
Operational Tem-
perature
Frequency
Stability
+50
ppm
1 year aging
Load Capacitance
25
40
pF
.1
F
10
F
Pin 23 (PFBOUT)
.1
F
.1
F
Pin 18 (PFBIN1)
Pin 37 (PFBIN2)
+
-
Figure 13. Power Feeback Connection
相關(guān)PDF資料
PDF描述
695D335X9050F2T CAP TANT 3.3UF 50V 10% 2414
ISL62881CCPUEVAL2Z EVAL BOARD ISL62881CCPU 28QFN
MDC3105LT1 IC RELAY/DRVR INDUCT LOAD SOT23
LM4040D30ILPRE3 IC VREF SHUNT PREC 3V TO-92-3
ASPI-0602S-820M-T INDUCTOR POWER 82UH 0602 SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DP83848CVV 制造商:Texas Instruments 功能描述:IC, 10/100 ETHERNET PHY, SMD, LQFP48
DP83848CVV/NOPB 功能描述:以太網(wǎng) IC PHYTER COMMERCIAL TEMP SGL PORT RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
DP83848CVV/NOPB 制造商:Texas Instruments 功能描述:Ethernet Transceiver
DP83848CVVX 制造商:Texas Instruments 功能描述:PHY 1-CH 10Mbps/100Mbps 48-Pin LQFP T/R
DP83848CVVX/NOPB 功能描述:以太網(wǎng) IC PHYTER COMMERCIAL TEMP SGL PORT RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*