參數(shù)資料
型號(hào)： DP83848C-MAU-EK
廠商： National Semiconductor
文件頁(yè)數(shù)： 53/86頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION DP83848C
標(biāo)準(zhǔn)包裝： 1
主要目的： 接口，以太網(wǎng)
已用 IC / 零件： DP83848C
已供物品： 板
相關(guān)產(chǎn)品： DP83848CVVX/NOPBTR-ND - TXRX ETHERNET PHYTER 48-LQFP
DP83848CVV-ND - IC TXRX ETHERNET PHYTER 48-LQFP
www.national.com
56
D
P
83
84
8C
7.2.7 RMII and Bypass Register (RBR)
This register configures the RMII Mode of operation. When RMII mode is disabled, the RMII functionality is bypassed.
7.2.8 LED Direct Control Register (LEDCR)
This register provides the ability to directly control any or all LED outputs. It does not provide read access to LEDs.
Table 27. RMII and Bypass Register (RBR), addresses 0x17
Bit
Bit Name
Default
Description
15:6
RESERVED
0, RO
RESERVED: Writes ignored, read as 0.
5
RMII_MODE
Strap, RW
Reduced MII Mode:
0 = Standard MII Mode
1 = Reduced MII Mode
4
RMII_REV1_0
0, RW
Reduce MII Revision 1.0:
0 = (RMII revision 1.2) CRS_DV will toggle at the end of a packet
to indicate deassertion of CRS.
1 = (RMII revision 1.0) CRS_DV will remain asserted until final data
is transferred. CRS_DV will not toggle at the end of a packet.
3
RX_OVF_STS
0, RO
RX FIFO Over Flow Status:
0 = Normal
1 = Overflow detected
2
RX_UNF_STS
0, RO
RX FIFO Under Flow Status:
0 = Normal
1 = Underflow detected
1:0
ELAST_BUF[1:0]
01, RW
Receive Elasticity Buffer. This field controls the Receive Elastic-
ity Buffer which allows for frequency variation tolerance between
the 50MHz RMII clock and the recovered data. The following val-
ues indicate the tolerance in bits for a single packet. The minimum
setting allows for standard Ethernet frame sizes at +/-50ppm accu-
racy for both RMII and Receive clocks. For greater frequency tol-
erance the packet lengths may be scaled (i.e. for +/-100ppm, the
packet lengths need to be divided by 2).
00 = 14 bit tolerance (up to 16800 byte packets)
01 = 2 bit tolerance (up to 2400 byte packets)
10 = 6 bit tolerance (up to 7200 byte packets)
11 = 10 bit tolerance (up to 12000 byte packets)
Table 28. LED Direct Control Register (LEDCR), address 0x18
Bit
Bit Name
Default
Description
15:6
RESERVED
0, RO
RESERVED: Writes ignored, read as 0.
5
DRV_SPDLED
0, RW
1 = Drive value of SPDLED bit onto LED_SPD output
0 = Normal operation
4
DRV_LNKLED
0, RW
1 = Drive value of LNKLED bit onto LED_LNK output
0 = Normal operation
3
DRV_ACTLED
0, RW
1 = Drive value of ACTLED bit onto LED_ACT/COL output
0 = Normal operation
2
SPDLED
0, RW
Value to force on LED_SPD output
1
LNKLED
0, RW
Value to force on LED_LNK output
0
ACTLED
0, RW
Value to force on LED_ACT/COL output
相關(guān)PDF資料
PDF描述
2-5492591-0 CA 50/125UMRIS SCDUP/2.5BAY 20M1
6278899-1 CA,62.5,MTRJ-SC
L-07W18NKV4T WIREWOUND INDUCTOR 18NH 0402
ECM24DRSN CONN EDGECARD 48POS DIP .156 SLD
1-6828318-2 C/A,2.0MM,RISER,XG,AQUA,LC-SC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DP83848C-POE-EK 功能描述:以太網(wǎng)開發(fā)工具 DP83848 POE CARD COMM TEMP RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
DP83848CVV 制造商:Texas Instruments 功能描述:IC, 10/100 ETHERNET PHY, SMD, LQFP48
DP83848CVV/NOPB 功能描述:以太網(wǎng) IC PHYTER COMMERCIAL TEMP SGL PORT RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
DP83848CVV/NOPB 制造商:Texas Instruments 功能描述:Ethernet Transceiver
DP83848CVVX 制造商:Texas Instruments 功能描述:PHY 1-CH 10Mbps/100Mbps 48-Pin LQFP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*