- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376822 > DNC3X3825 (Lineage Power) Octal 10/100 Mbits/s Ethernet Transceiver Macrocell(八通道10M位/秒和100 M位/秒以太網(wǎng)收發(fā)器宏單元) PDF資料下載
參數(shù)資料
| 型號： | DNC3X3825 |
| 廠商： | Lineage Power |
| 英文描述： | Octal 10/100 Mbits/s Ethernet Transceiver Macrocell(八通道10M位/秒和100 M位/秒以太網(wǎng)收發(fā)器宏單元) |
| 中文描述： | 八路10/100 Mbits /秒以太網(wǎng)收發(fā)器宏單元（八通道1000萬位/秒和100海里位/秒以太網(wǎng)收發(fā)器宏單元） |
| 文件頁數(shù)： | 30/32頁 |
| 文件大?。?/td> | 465K |
| 代理商： | DNC3X3825 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁
30
DNC3X3825
Octal 10/100 Mbits/s Ethernet Transceiver Macrocell
Advance Data Sheet
March 2000
4
Register Information
(continued)
Table 29. MR31—Device-Specific Register 4 (Quick Status) Bit Descriptions
* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.
R = read, W = write.
Register/Bit
*
31.15 (ERROR)
Type
R
Description
Receiver Error.
When this bit is a 1, it indicates that a receive error has been
detected. This bit is valid in 100 Mbits/s only. This bit will remain set until cleared by
reading the register. Default is a 0.
False Carrier.
When bit [31.7] is set to 0 and this bit is a 1, it indicates that the carrier
detect state machine has found a false carrier. This bit is valid in 100 Mbits/s only. This
bit will remain set until cleared by reading the register. Default is 0.
Link Status Change.
When bit [31.7] is set to a 1, this bit is redefined to become the
LINK_STAT_CHANGE bit and goes high whenever there is a change in link status (bit
[31.11] changes state).
Remote Fault.
When this bit is a 1, it indicates a remote fault has been detected. This
bit will remain set until cleared by reading the register. Default is a 0.
Unlocked/Jabber.
If this bit is set when operating in 100 Mbits/s mode, it indicates
that the TX descrambler has lost lock. If this bit is set when operating in 10 Mbits/s
mode, it indicates a jabber condition has been detected. This bit will remain set until
cleared by reading the register.
Link Status.
When this bit is a 1, it indicates a valid link has been established. This bit
has a latching low function: a link failure will cause the bit to clear and stay cleared
until it has been read via the management interface.
Link Partner Pause.
When this bit is set to a 1, it indicates that the DNC3X3825
wishes to exchange flow control information.
Link Speed.
When this bit is set to a 1, it indicates that the link has negotiated to
100 Mbits/s. When this bit is a 0, it indicates that the link is operating at 10 Mbits/s.
Duplex Mode.
When this bit is set to a 1, it indicates that the link has negotiated to
full-duplex mode. When this bit is a 0, it indicates that the link has negotiated to half-
duplex mode.
Interrupt Configuration.
When this bit is set to a 0, it defines bit [31.14] to be the
RXERR_ST bit and the interrupt pin (MASK_STAT_INT) goes high whenever any of
bits [31.15:12] go high, or bit [31.11] goes low. When this bit is set high, it redefines
bit [31.14] to become the LINK_STAT_CHANGE bit, and the interrupt pin
(MASK_STAT_INT) goes high only when the link status changes (bit [31.14] goes
high). This bit defaults to 0.
Interrupt Mask.
When set high, no interrupt is generated by this channel under any
condition. When set low, interrupts are generated according to bit [31.7].
Lowest Autonegotiation State.
These 3 bits report the state of the lowest autonego-
tiation state reached since the last register read, in the priority order defined below:
000: Autonegotiation enable.
001: Transmit disable or ability detect.
010: Link status check.
011: Acknowledge detect.
100: Complete acknowledge.
101: FLP link good check.
110: Next page wait.
111: FLP link good.
Highest Autonegotiation State.
These 3 bits report the state of the highest autone-
gotiation state reached since the last register read, as defined above for bit [31.5:3].
31.14 (RXERR_ST)/
(LINK_STAT_CHANGE)
R
31.13 (REM_FLT)
R
31.12 (UNLOCKED)/
(JABBER)
R
31.11 (LSTAT_OK)
R
31.10 (PAUSE)
R
31.9 (SPEED100)
R
31.8 (FULL_DUP)
R
31.7 (INT_CONF)
R/W
31.6 (INT_MASK)
R/W
31.5:3
(LOW_AUTO__STATE)
R
31.2:0
(HI_AUTO_STATE)
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DNC5X3125 | Gigabit Ethernet Transceiver Macrocell(千兆位以太網(wǎng)收發(fā)器宏單元) |
| DNCM00 | 10 Mbit/s Ethernet MAC ASIC Macrocell(10 M位/秒以太網(wǎng)MAC ASIC宏單元) |
| DNCX01 | ASIC |
| DNCX04 | Telecommunication IC |
| DNCX06 | ASIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DNC-4796 | 功能描述:電氣外殼配件 DIN RAIL MNT CLIP 50 x 14 x 8mm RoHS:否 制造商:Hammond Manufacturing 產(chǎn)品:Rack Accessories 類型: 面板寬度: 面板高度: 外部寬度: 外部高度: 外部深度: 顏色:Black |
| DNC550RE3O/M | 制造商:Denon 功能描述:OWNER'S MANUAL |
| DNC550RO/M | 制造商:Denon Electronics 功能描述:OWNER'S MANUAL DNC550R |
| DNC550RS/M | 制造商:Denon Electronics 功能描述:SERVICE MANUAL |
| DNC5X3125 | 制造商:AGERE 制造商全稱:AGERE 功能描述:Gigabit Ethernet Transceiver Macrocell |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。