- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376803 > DM9331A PDF資料下載
參數(shù)資料
| 型號(hào)： | DM9331A |
| 文件頁數(shù)： | 7/43頁 |
| 文件大小： | 509K |
| 代理商： | DM9331A |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
DM9331
100 Mbps Twisted Pair/Fiber Ethernet Media Converter Chip
Preliminary 7
Version: DM9331-DS-P02
September 21, 2001
34
FAULTLED#
O,Z Link Fault LED
Active Low.
In TP mode, Indicates TP Fault LED.
In FX mode, Indicates FX Fault LED.
Z,LI
(D)
Need a 4.7k
resistor pull high for enabling a chip set.
O,Z Receive Data Valid
Asserted high to indicate that the valid data is present on the RXD[0:1].
I
Reset
Active low input initializes the DM9331.
36
CHIPEN
Chip Set Enable
37
RXDV
40
RESET#
Media interface, 5 pins
Pin No.
3,4
Pin Name
RX+/FXRD+
RX-/FXRD-
I/O
I
Description
Differential receive pair/PECL receive pair
Differential data is received from the media.
Differential Pseudo ECL signal is received from the media in fiber mode.
Differential transmit pair/PECL transmit pair
Differential data is transmitted to the media in TP mode.
Differential Pseudo ECL signal transmits to the media in fiber mode.
Fiber-optic signal detect
PECL signal which indicates whether or not the fiber-optic receive pair is
receiving valid signal levels.
7,8
TX+/FXTD+
TX-/FXTD-
O
45
SD
I
LED interface, 3 pins
Pin No.
11
Pin Name
FULL
/HALF LED#
/OP0
I/O
O
,LI
(U)
Description
Full-Duplex/ Half-Duplex LED
Active states indicate Full-duplex mode. Active states see LED
configuration.
OP0 : (power up reset latch input)
This pin is used to control the forced or advertised operating mode of the
DM9331 according to the Table A. The value is latched into the DM9331
registers at power-up/reset.
Link LED
Active states indicate good link. Active states see LED configuration.
OP1 : (power up reset latch input)
This pin is used to control the forced or advertised operating mode of the
DM9331 according to the Table A. The value is latched into the DM9331
registers at power-up/reset.
Link LED & Activity LED :
Active states indicate good link. It is also an activity LED function when
transmitting or receiving data. Active states see LED configuration.
OP2 : (power up reset latch input)
This pin is used to control the forced or advertised operating mode of the
DM9331 according to the Table A. The value is latched into the DM9331
registers at power-up/reset.
12
LINK LED#
/OP1
O
,LI
(U)
13
LINK/ACT LED#
/OP2
O
,LI
(U)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9338 | |
| DM9334 | 8-Bit Addressable Latch |
| DM9334N | 8-Bit Addressable Latch |
| DM9348 | |
| DM93L00 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9331AE | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:100 Mbps Twisted Pair/Fiber Ethernet Media Converter Chip |
| DM9332 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter |
| DM9332EP | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter |
| DM9334 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Bit Addressable Latch |
| DM9334 WAF | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。