- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376597 > DDC118IRTCT Octal Current Input 20-Bit Analog-To-Digital Converter PDF資料下載
參數(shù)資料
| 型號： | DDC118IRTCT |
| 英文描述： | Octal Current Input 20-Bit Analog-To-Digital Converter |
| 中文描述： | 八路電流輸入20位模擬數(shù)字轉換器 |
| 文件頁數(shù)： | 17/30頁 |
| 文件大?。?/td> | 384K |
| 代理商： | DDC118IRTCT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
""#
SBAS325A JUNE 2004 REVISED JUNE 2005
www.ti.com
17
Ncont Mode
Non-continuous mode of operation is intended for Ranges
1 to 7. It is not recommended to use Range 0 when
operating in non-continuous mode. Figure 13 illustrates
operation in the ncont mode. The integrations come in
pairs (that is, sides A/B or sides B/A) followed by a time
during which no integrations occur. During that time, the
previous integrations are being measured, reset and
auto-zeroed. Before the DDC118 can advance to states 3
or 6, both sides A and B must be finished with the m/r/az
cycle which takes time t
10
. When the m/r/az cycles are
completed, time t
11
is needed to prepare the next side for
integration. This time is required for the ncont mode
because the m/r/az cycle of the ncont mode is slightly
different from that of the cont mode. After the first
integration ends, DVALID goes low in time t
8
. This time is
the same as in the cont mode. The second data will be
ready in time t
9
after the first data is ready. One result of the
naming convention used in this data sheet is that when the
DDC118 is operating in the
ncont mode
, it passes through
both
ncont mode states
and
cont mode states
. For
example, in Figure 13, the state pattern is 3, 4, 1, 2, 3, 4,
1, 2, 3, 4 ... where 3 and 4 are cont mode states.
Ncont
mode
, by definition, means that for some portion of the
time, neither side A nor B is integrating. States that perform
an integration are labeled
cont mode states
, while those
that do not are called
ncont mode states
. Since
integrations are performed in the ncont mode, just not
continuously, some cont mode states must be used in a
ncont mode state pattern.
SYMBOL
t8
t9
t10
t11
DESCRIPTION
1st ncont Mode Data Ready
2nd ncont Mode Data Ready
ncont Mode m/r/az Cycle
Prepare Side for Integration
VALUE (CLK = 4MHz, CLK_4X = 0)
344.75
±
0.25
μ
s
362.5
μ
s
725.25
±
0.25
μ
s
≥
18
μ
s
VALUE (CLK = 4.8MHz, CLK_4X = 0)
287.292
±
0.208
μ
s
302.083
μ
s
604.375
±
0.208
μ
s
≥
15
μ
s
Figure 13. Non-Continuous Mode Timing
2
3
1
3
4
4
1
2
Int B
Int A
Int B
Int A
m/r/az B
m/r/az A
m/r/az A
m/r/az B
CONV
State
mbsy
m/r/az
Status
Integration
Status
DVALID
t
10
t
9
t
11
t
8
Side A
Data
Side B
Data
Side A
Data
Side B
Data
相關PDF資料 |
PDF描述 |
|---|---|
| DDG-GJS-K1 | LED GaP |
| DDR-GJS-J2L1-1-I1 | LED GaP |
| DDR-GJS-K1 | LED GaP |
| DDR-GJS-K2 | LED GaP |
| DDR-GJS-L1 | LED GaP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DDC118IRTCT | 制造商:Texas Instruments 功能描述:IC ADC 20BIT OCTAL 48-VQFN |
| DDC118IRTCT | 制造商:Texas Instruments 功能描述:A/D CONVERTER (A-D) IC ((NW)) |
| DDC118IRTCTG4 | 功能描述:模數(shù)轉換器 - ADC Octal Current-Input 20-Bit RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| DDC11XEVM-PDK | 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 DDC11xEVM-PDK Eval Mod RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| DDC122LH | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:NPN PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。