- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17070 > DC1010A-B (Linear Technology)BOARD DELTA SIGMA ADC LTC2489 PDF資料下載
參數(shù)資料
| 型號： | DC1010A-B |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 3/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2489 |
| 軟件下載： | QuikEval System |
| 設(shè)計(jì)資源： | DC1010A Design File DC1010A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Easy Drive™, QuikEval™ |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 7.5 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 已用 IC / 零件： | LTC2489 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC2489IDE#TRPBF-ND - IC ADC 16BIT DELTA SIG 14-DFN LTC2489CDE#TRPBF-ND - IC ADC 16BIT DELTA SIG 14-DFN LTC2489CDE#PBF-ND - IC ADC 16BIT DELTA SIG 14-DFN LTC2489IDE#PBF-ND - IC ADC 16BIT DELTA SIG 14-DFN |
LTC2489
11
2489fa
The Start and Stop Conditions
A Start (S) condition is generated by transitioning SDA from
high to low while SCL is high. The bus is considered to be
busy after the Start condition. When the data transfer is
finished, a Stop (P) condition is generated by transitioning
SDA from low to high while SCL is high. The bus is free
after a Stop is generated. Start and Stop conditions are
always generated by the master.
When the bus is in use, it stays busy if a Repeated Start
(Sr) is generated instead of a Stop condition. The repeated
Start timing is functionally identical to the Start and is
used for writing and reading from the device before the
initiation of a new conversion.
Data Transferring
After the Start condition, the I2C bus is busy and data
transfer can begin between the master and the addressed
slave. Data is transferred over the bus in groups of nine
bits, one byte followed by one acknowledge (ACK) bit.
The master releases the SDA line during the ninth SCL
clock cycle. The slave device can issue an ACK by pulling
SDA low or issue a Not Acknowledge (NAK) by leaving
the SDA line high impedance (the external pull-up resistor
will hold the line high). Change of data only occurs while
the clock line (SCL) is low.
DATA FORMAT
After a Start condition, the master sends a 7-bit address
followed by a read/write (R/W) bit. The R/W bit is 1 for
a read request and 0 for a write request. If the 7-bit ad-
dress matches the hard wired, LTC2489’s address (one of
9 pin-selectable addresses) the device is selected. When
the device is addressed during the conversion state, it will
not acknowledge R/W requests and will issue a NAK by
leaving the SDA line high. If the conversion is complete,
the LTC2489 issues an ACK by pulling the SDA line low.
The LTC2489 has two registers. The output register (24
bits long) contains the last conversion result. The input
register (8 bits long) sets the input channel.
DATA OUTPUT FORMAT
The output register contains the last conversion result.
After each conversion is completed, the device automati-
cally enters the sleep state where the supply current is
reduced to 1μA. When the LTC2489 is addressed for a read
operation, it acknowledges (by pulling SDA low) and acts
as a transmitter. The master/receiver can read up to three
bytes from the LTC2489. After a complete read operation
(3 bytes), a new conversion is initiated. The device will
NAK subsequent read operations while a conversion is
being performed.
The data output stream is 24 bits long and is shifted out
on the falling edges of SCL (see Figure 3a). The first bit
is the conversion result sign bit (SIG) (see Tables 1 and
2). This bit is high if VIN ≥ 0 and low if VIN < 0 (where VIN
corresponds to the selected input signal IN+ – IN–). The
second bit is the most significant bit (MSB) of the result.
The first two bits (SIG and MSB) can be used to indicate
over and under range conditions (see Table 2). If both bits
are HIGH, the differential input voltage is equal to or above
+FS. If both bits are set low, the input voltage is below
–FS. The function of these bits is summarized in Table 2.
The 16 bits following the MSB bit are the conversion
SDA
SCL
SSr
P
S
tHD(SDA)
tHD(DAT)
tSU(STA)
tSU(STO)
tSU(DAT)
tLOW
tHD(SDA)
tSP
tBUF
tr
tf
tr
tf
tHIGH
2489 F02
Figure 2. Definition of Timing for Fast/Standard Mode Devices on the I2C Bus
APPLICATIONS INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD5621EBZ | BOARD EVALUATION FOR AD5621 |
| V375C2E50BF2 | CONVERTER MOD DC/DC 2V 50W |
| NRS6010T2R2MMGF | INDUCTOR POWER 2.2UH 1.7A SMD |
| DC798B | BOARD DELTA SIGMA ADC LTC2480 |
| EVAL-AD7841EBZ | BOARD EVAL FOR AD7841 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC1010A-C | 功能描述:BOARD DELTA SIGMA ADC LTC2487 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:Easy Drive™, QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC1010CA | 制造商:DIGITAL 功能描述: |
| DC1010EL07 WAF | 制造商:ON Semiconductor 功能描述: |
| DC-101-1 | 制造商:INTRONICS 制造商全稱:INTRONICS 功能描述:1 WATT SINGLE OUTPUT DC-DC CONVERTERS |
| DC1011A-A | 功能描述:BOARD DELTA SIGMA ADC LTC2498 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:Easy Drive™, QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。