- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382923 > DAC1005D750HW (NXP Semiconductors N.V.) Dual 10-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating PDF資料下載
參數(shù)資料
| 型號： | DAC1005D750HW |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 10-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating |
| 封裝： | DAC1005D750HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT638-1.html<1<Always Pb-free,;DAC1005D750HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT6 |
| 文件頁數(shù)： | 18/42頁 |
| 文件大?。?/td> | 353K |
| 代理商： | DAC1005D750HW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
DAC1005D750
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3 — 7 June 2011
18 of 42
NXP Semiconductors
DAC1005D750
Dual 10-bit DAC, up to 750 Msps; 4x and 8x interpolating
Table 12.
Default settings are shown highlighted.
Bit
Symbol
Table 13.
Bit
7 to 0
4 to 2 MODULATION[2:0]
R/W
modulation
dual DAC: no modulation
positive upper single sideband
up-conversion
positive lower single sideband up-conversion
negative upper single sideband
up-conversion
negative lower single sideband
up-conversion
interpolation
reserved
4
8
000
001
010
011
100
1 to 0 INTERPOLATION[1:0]
R/W
01
10
11
PLLCFG register (address 02h) bit description
Access Value Description
PLL ON
PLL
PLL OFF
7
PLL_PD
R/W
0
1
-
switched on
switched off
6
-
-
reserved
5
PLL_DIV_PD
R/W
PLL divider
switched on
switched off
PLL divider factor
2
4
8
X
phase shift (f
s
)
0
120
240
clock edge of DAC (f
s
)
normal
inverted
undefined
X
X
Digital clock delay
130 ps
280 ps
430 ps
580 ps
undefined
X
X
X
undefined
X
X
0
1
4 to 3
PLL_DIV[1:0]
R/W
00
01
10
11
2 to 1
DAC_CLK_DELAY[1:0] R/W
00
01
10
0
DAC_CLK_POL
R/W
0
1
FREQNCO_LSB register (address 03h) bit description
Symbol
Access Value Description
FREQ_NCO[7:0]
R/W
-
lower 8 bits for the NCO frequency setting
Table 11.
Default settings are shown highlighted.
Bit
Symbol
TXCFG register (address 01h) bit description
…continued
Access
Value Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC1201D125HL | Dual 12-bit DAC, up to 125 Msps |
| DAC1201D125HL | Dual 12-bit DAC, up to 125 Msps |
| DAC1203D160HW | Dual 12 bits DAC, up to 160 MHz, 2 x interpolation |
| DAC1203D160HW | Dual 12 bits DAC, up to 160 MHz, 2 x interpolation |
| DAC1205D650HW | Dual 12-bit DAC, up to 650 Msps; 2x 4x and 8x interpolating |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1005D750HW/C1,5 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC DUAL 10BITS DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1006 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DOUBLE-BUFFERED D TO A CONVERTERS |
| DAC1006 WAF | 制造商:Texas Instruments 功能描述: |
| DAC1006LCJ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DOUBLE-BUFFERED D TO A CONVERTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。