- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369679 > CYNSE70128 Network Processing PDF資料下載
參數(shù)資料
| 型號(hào)： | CYNSE70128 |
| 英文描述： | Network Processing |
| 中文描述： | 網(wǎng)絡(luò)處理 |
| 文件頁數(shù)： | 13/126頁 |
| 文件大?。?/td> | 3302K |
| 代理商： | CYNSE70128 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
CYNSE70032
Document #: 38-02042 Rev. *E
Page 13 of 126
6.0
Clocks
The CYNSE70032 device receives the CLK2X and PHS_L signals. It uses the PHS_L signal to divide CLK2X and generate an
internal clock (CLK
[3]
), as shown in
Figure 6-1
. The CYNSE70032 device uses CLK2X and CLK for internal operations.
7.0
Registers
All registers in the CYNSE70032 are 68 bits wide. The CYNSE70032 device contains sixteen pairs of comparand storage
registers, eight pairs of GMRs, eight search successful index registers and one each of command, information, burst Read, burst
Write, and next-free address registers.
Table 7-1
provides an overview of all the CYNSE70032 registers. The registers are listed
in ascending address order. Each register group is then described in the subsections that follow.
7.1
The device contains 32 68-bit comparand registers (sixteen pairs) dynamically selected in every Search operation to store the
comparand presented on the DQ bus. The Learn command will later use these registers when it is executed. The CYNSE70032
device stores the Search command’s cycle A comparand in the even-numbered register and its cycle B comparand in the
odd-numbered register, as shown in
Figure 7-1
.
68
index
0
1
Comparand Registers
Notes:
3.
4.
Any reference to “CLK” cycles means one cycle of CLK.
.“CLK” is an internal clock signal.
Table 7-1. Register Overview
Address
0–31
Abbreviation
COMP0–31
Type
R
Name
Sixteen pairs of comparand registers that store comparands from the DQ bus
for learning later.
Eight GMR pairs.
Eight search successful index registers.
Command register.
Information register.
Burst Read register.
Burst Write register.
Next-free address register.
Reserved.
32–47
48–55
56
57
58
59
60
61–63
MASKS
SSR0–7
COMMAND
INFO
RBURREG
WBURREG
NFA
–
RW
R
RW
R
RW
RW
R
–
CLK2X
PHS_L
Figure 6-1. CYNSE70032 Clocks (CLK2X and PHS_L)
CLK
[4]
135
0
68
1
3
5
7
0
2
4
6
30
31
15
Address
Figure 7-1. Comparand Register Selection during Search and Learn Instructions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYNSE70256 | Network Processing |
| CZET101 | Clock Driver |
| CZEU101 | Quad Peripheral Driver |
| CZEZ101 | Triple Peripheral Driver |
| CZSP103 | Voltage Reference |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYNSE70128-83BGC | 制造商:Cypress Semiconductor 功能描述:NETWORK SEARCH ENGINE 388BGA - Trays |
| CYNSE70128-83BGI | 制造商:Cypress Semiconductor 功能描述:NETWORK SEARCH ENGINE 388BGA - Trays |
| CYNSE70129HV-200BGC | 制造商:Cypress Semiconductor 功能描述: |
| CYNSE70131-250BBC | 制造商:Cypress Semiconductor 功能描述: |
| CYNSE70131A-250BBC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。