參數(shù)資料
型號(hào): CY39100Z676-125MBI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: CPLDs at FPGA Densities
中文描述: LOADABLE PLD, 10 ns, PBGA676
封裝: 27 X 27 MM, 1.60 MM HEIGHT, 1 MM PITCH, FBGA-676
文件頁(yè)數(shù): 69/86頁(yè)
文件大小: 1212K
代理商: CY39100Z676-125MBI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 69 of 86
F7
F8
F9
F10
F11
[19]
F12
[19]
F13
F14
F15
F16
F17
F18
F19
F20
F21
F22
G1
G2
G3
G4
G5
G6
G7
G8
G9
G10
G11
[19]
G12
[19]
G13
G14
G15
G16
G17
G18
G19
G20
G21
G22
H1
H2
H3
H4
H5
H6
IO7
IO7
V
CCIO7
V
CCIO7
IO7
IO6
V
CCIO6
V
CCIO6
IO6
NC
GND
TDI
IO5
IO5
NC
NC
NC
IO0
NC
IO0
IO0
IO0
GND
IO7
NC
IO7
IO7
IO6
IO6
IO/V
REF6
IO6
GND
TCLK
IO5
IO5
IO5
IO5
NC
NC
IO0
IO0
IO0
NC
NC
IO7
IO7
V
CCIO7
V
CCIO7
IO7
IO6
V
CCIO6
V
CCIO6
IO6
IO6
GND
TDI
IO5
IO5
IO5
NC
NC
IO0
IO0
IO0
IO0
IO0
GND
IO7
IO/V
REF7
IO7
IO7
IO6
IO6
IO/V
REF6
IO6
GND
TCLK
IO5
IO5
IO5
IO5
NC
NC
IO0
IO0
IO0
IO0
IO0
IO7
IO7
V
CCIO7
V
CCIO7
IO7
IO6
V
CCIO6
V
CCIO6
IO6
IO6
GND
TDI
IO5
IO5
IO5
IO5
IO0
IO0
IO0
IO0
IO0
IO0
GND
IO7
IO/V
REF7
IO7
IO7
IO6
IO6
[20]
IO/V
REF6
IO6
GND
TCLK
IO5
IO5
IO5
IO5
IO5
IO0
IO0
IO0
IO0
IO0
IO0
IO7
IO7
V
CCIO7
V
CCIO7
IO7
IO6
V
CCIO6
V
CCIO6
IO6
IO6
GND
TDI
IO5
IO5
IO5
IO5
IO0
IO0
IO0
IO0
IO0
IO0
GND
IO7
IO/V
REF7
IO7
IO7
IO6
IO6
IO/V
REF6
IO6
GND
TCLK
IO5
IO5
IO5
IO5
IO5
IO0
IO0
IO0
IO0
IO0
IO0
Table 14. 484 FBGA Pin Table
(continued)
Pin
CY39050
CY39100
CY39165
CY39200
相關(guān)PDF資料
PDF描述
CY39165Z676-125MBI CPLDs at FPGA Densities
CY39200Z676-125MBI CPLDs at FPGA Densities
CY3930Z484-125BBC CPLDs at FPGA Densities
CY3950Z484-125BBC CPLDs at FPGA Densities
CY39100Z484-125BBC TRAN_GUARD,5.6WV,15.5VCLAMP,0.1J,0603
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39100Z676-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Logic
CY39165V208-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities