參數(shù)資料
型號: CY39100Z676-125MBI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: CPLDs at FPGA Densities
中文描述: LOADABLE PLD, 10 ns, PBGA676
封裝: 27 X 27 MM, 1.60 MM HEIGHT, 1 MM PITCH, FBGA-676
文件頁數(shù): 27/86頁
文件大小: 1212K
代理商: CY39100Z676-125MBI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 27 of 86
Switching Waveforms
(continued)
Cluster Memory Asynchronous Timing
ADDRESS (AT
THE CLUSTER
INPUT)
READ
WRITE
READ
WRITE ENABLE
t
CLMPWE
INPUT
OUTPUT
t
CLMCLAA
t
CLMCLAA
Cluster Memory Asynchronous Timing 2
ADDRESS (AT THE
I/O PIN)
READ
WRITE
READ
WRITE ENABLE
t
CLMPWE
INPUT
t
CLMSD
t
CLMHD
OUTPUT
t
CLMSA
t
CLMHA
t
CLMAA
t
CLMAA
相關(guān)PDF資料
PDF描述
CY39165Z676-125MBI CPLDs at FPGA Densities
CY39200Z676-125MBI CPLDs at FPGA Densities
CY3930Z484-125BBC CPLDs at FPGA Densities
CY3950Z484-125BBC CPLDs at FPGA Densities
CY39100Z484-125BBC TRAN_GUARD,5.6WV,15.5VCLAMP,0.1J,0603
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39100Z676-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Logic
CY39165V208-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities