參數(shù)資料
型號(hào): CY39100Z676-125MBI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: CPLDs at FPGA Densities
中文描述: LOADABLE PLD, 10 ns, PBGA676
封裝: 27 X 27 MM, 1.60 MM HEIGHT, 1 MM PITCH, FBGA-676
文件頁(yè)數(shù): 32/86頁(yè)
文件大小: 1212K
代理商: CY39100Z676-125MBI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 32 of 86
Switching Waveforms
(continued)
Channel Memory DP SRAM Pipeline R/W Timing
A
n+1
A
n+2
D
n+1
t
CHMCYC2
t
CHMH
t
CHMS
t
CHMS
t
CHMH
A
n
t
CHMS
t
CHMH
A
n+3
A
n–1
D
n+3
D
n–1
D
n–1
t
CHMDV2
t
CHMDV2
D
n
D
n+1
D
n+2
t
CHMDV2
CLOCK
WRITE
ENABLE
OUTPUT
ADDRESS
DATA
INPUT
Dual-Port Asynchronous Address Match Busy Signal
ADDRESS A
A
n
A
n–1
A
n
A
n+1
ADDRESS
MATCH
t
CHMBA
t
CHMBA
B
n
ADDRESS B
相關(guān)PDF資料
PDF描述
CY39165Z676-125MBI CPLDs at FPGA Densities
CY39200Z676-125MBI CPLDs at FPGA Densities
CY3930Z484-125BBC CPLDs at FPGA Densities
CY3950Z484-125BBC CPLDs at FPGA Densities
CY39100Z484-125BBC TRAN_GUARD,5.6WV,15.5VCLAMP,0.1J,0603
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39100Z676-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Logic
CY39165V208-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities