參數(shù)資料
型號: CY37128P
英文描述: Programmable Logic
中文描述: 可編程邏輯
文件頁數(shù): 62/62頁
文件大?。?/td> 1782K
代理商: CY37128P
Ultra37000 CPLD Family
Document #: 38-03007 Rev. *C
Page 62 of 62
Document History Page
Document Title: Ultra37000 CPLD Family 5V, 3.3V, ISR High-Performance CPLDs
Document Number: 38-03007
Issue
Date
Change
**
106272
04/18/01
SZV
*A
124942
03/21/03
OOR
REV.
ECN NO.
Orig. of
Description of Change
Change from Spec number: 38-00475 to 38-03007
Updated 3.3V V
CC
requirements for –144 speeds
Added an Addendum
Changed pinout for CY37128V BB100 package
Obsoleted following 3.3V PLCC packaged devices:
CY37032VP44-143JC
CY37032VP44-100JC
CY37032VP44-100JI
CY37064VP44-143JC
CY37064VP84-143JC
CY37064VP44-100JC
CY37064VP84-100JC
CY37064VP44-100JI
CY37064VP84-100JI
CY37128VP84-125JC
CY37128VP84-83JC
CY37128VP84-83JI
*B
*C
126262
128125
05/09/03
07/16/03
TEH
HOM
相關PDF資料
PDF描述
CY37128P160-125AI
CY37128VP Programmable Logic
CY37192P160-154AC
CY37192VP Programmable Logic
CY37256VP208-66NI Electrically-Erasable Complex PLD
相關代理商/技術參數(shù)
參數(shù)描述
CY37128P100-100AC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37128P100-100AI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37128P100-100AXC 功能描述:CPLD - 復雜可編程邏輯器件 128 Macrocell 5V COM RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
CY37128P100-100AXI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37128P100-125AC 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 3.8K Gates 128 Macro Cells 125MHz CMOS Technology 5V 100-Pin TQFP 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 3.8K Gates 128 Macro Cells 125MHz 5V 100-Pin TQFP