- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366980 > CY37128P Programmable Logic PDF資料下載
參數(shù)資料
| 型號： | CY37128P |
| 英文描述： | Programmable Logic |
| 中文描述： | 可編程邏輯 |
| 文件頁數(shù)： | 14/62頁 |
| 文件大?。?/td> | 1782K |
| 代理商： | CY37128P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
Ultra37000 CPLD Family
Document #: 38-03007 Rev. *C
Page 14 of 62
5.0V Device Characteristics
Maximum Ratings
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature .................................–65°C to +150°C
Ambient Temperature with
Power Applied.............................................–55°C to +125°C
Supply Voltage to Ground Potential...............–0.5V to +7.0V
DC Voltage Applied to Outputs
in High-Z State................................................–0.5V to +7.0V
DC Input Voltage ............................................–0.5V to +7.0V
DC Program Voltage.............................................4.5 to 5.5V
Current into Outputs....................................................16 mA
Static Discharge Voltage...........................................> 2001V
(per MIL-STD-883, Method 3015)
Latch-up Current.....................................................> 200 mA
Operating Range
[2]
Range
Ambient
Temperature
[2]
0°C to +70°C
Junction
Temperature
0°C to +90°C
Output
Condition
5V
3.3V
5V
3.3V
5V
3.3V
V
CC
V
CCO
Commercial
5V
±
0.25V
5V
±
0.25V
5V
±
0.5V
5V
±
0.5V
5V
±
0.5V
5V
±
0.5V
5V
±
0.25V
3.3V
±
0.3V
5V
±
0.5V
3.3V
±
0.3V
5V
±
0.5V
3.3V
±
0.3V
Industrial
–40°C to +85°C
–40°C to +105°C
Military
[3]
–55°C to +125°C
–55°C to +130°C
5.0V Device Electrical Characteristics
Over the Operating Range
Parameter
V
OH
Description
Test Conditions
Min. Typ.
2.4
2.4
Max.
Unit
V
V
V
V
V
V
V
V
V
V
μ
A
μ
A
mA
μ
A
Output HIGH Voltage
V
CC
= Min.
I
OH
= –3.2 mA (Com’l/Ind)
[4]
I
OH
= –2.0 mA (Mil)
[4]
I
OH
= 0
μ
A (Com’l)
[6]
I
OH
= 0
μ
A (Ind/Mil)
[6]
I
OH
= –100
μ
A (Com’l)
[6]
I
OH
= –150
μ
A (Ind/Mil)
[6]
I
OL
= 16 mA (Com’l/Ind)
[4]
I
OL
= 12 mA (Mil)
[4]
V
OHZ
Output HIGH Voltage with
Output Disabled
[5]
V
CC
= Max.
4.2
4.5
3.6
3.6
0.5
0.5
V
OL
Output LOW Voltage
V
CC
= Min.
V
IH
V
IL
I
IX
I
OZ
I
OS
I
BHL
Input HIGH Voltage
Input LOW Voltage
Input Load Current
Output Leakage Current
Output Short Circuit Current
[8, 5]
V
CC
= Max., V
OUT
= 0.5V
Input Bus-Hold LOW
Sustaining Current
Input Bus-Hold HIGH
Sustaining Current
Input Bus-Hold LOW
Overdrive Current
Input Bus-Hold HIGH
Overdrive Current
Guaranteed Input Logical HIGH Voltage for all Inputs
[7]
Guaranteed Input Logical LOW Voltage for all Inputs
[7]
V
I
= GND OR V
CC
, Bus-Hold Disabled
V
O
= GND or V
CC
, Output Disabled, Bus-Hold Disabled
2.0
–0.5
–10
–50
–30
+75
V
CCmax
0.8
10
50
–160
V
CC
= Min., V
IL
= 0.8V
I
BHH
V
CC
= Min., V
IH
= 2.0V
–75
μ
A
I
BHLO
V
CC
= Max.
+500
μ
A
I
BHHO
V
CC
= Max.
–500
μ
A
Notes:
2.
Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the
Ultra37000 Family devices, please refer to the Application Note titled “An Introduction to In System Reprogramming with the Ultra37000.”
T
A
is the “Instant On” case temperature.
I
= –2
mA, I
= 2 mA for TDO.
Tested initially and after any design or process changes that may affect these parameters.
When the I/O is output disabled, the bus-hold circuit can weakly pull the I/O to above 3.6V if no leakage current is allowed. Note that all I/Os are output disabled
during ISR programming. Refer to the application note “Understanding Bus-Hold” for additional information.
These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V
OUT
= 0.5V has been chosen to avoid test
problems caused by tester ground degradation.
3.
4.
5.
6.
7.
8.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY37128P160-125AI | |
| CY37128VP | Programmable Logic |
| CY37192P160-154AC | |
| CY37192VP | Programmable Logic |
| CY37256VP208-66NI | Electrically-Erasable Complex PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY37128P100-100AC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37128P100-100AI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37128P100-100AXC | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 128 Macrocell 5V COM RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| CY37128P100-100AXI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37128P100-125AC | 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 3.8K Gates 128 Macro Cells 125MHz CMOS Technology 5V 100-Pin TQFP 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 3.8K Gates 128 Macro Cells 125MHz 5V 100-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。