- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223637 > CY2DP818ZXCT (CYPRESS SEMICONDUCTOR CORP) 2DP SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO38 PDF資料下載
參數(shù)資料
| 型號： | CY2DP818ZXCT |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 2DP SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO38 |
| 封裝： | 4.40 MM, LEAD FREE, TSSOP-38 |
| 文件頁數(shù)： | 2/7頁 |
| 文件大?。?/td> | 239K |
| 代理商： | CY2DP818ZXCT |
CY2DP818
Document #: 38-07061 Rev. *B
Page 2 of 7
Pinouts
Pin Configuration
Figure 1. 38-Pin TSSOP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
GND
VDD
Q1A
Q1B
Q2A
Q2B
Q3A
Q3B
Q4B
Q5A
Q5B
Q6A
Q6B
Q7A
Q7B
Q8A
Q8B
GND
Q4A
GND
VDD
GND
VDD
InConfig
INPUT A
INPUT B
GND
C
Y
2D
P8
18
VDD
Pin Description
Pin Number
Pin Name
Type
Description
1, 9, 12, 18, 19, 20, 38
GND
POWER
Ground
2, 3, 4, 5, 6, 8, 13, 14, 15, 16, 17, 29 VDD
POWER
Power Supply
10, 11
Input A, Input B
Default: LVPECL/LDVS
Optional: LVTTL/LVCMOS
single pin
Clock Input. Either differential
LVPECL/LVDS or single-ended
LVTTL/LVCMOS, as determined by
details.
37, 36, 35, 34,
33, 32, 31, 30,
28, 27, 26, 25,
24, 23, 22, 21
Q1(A,B), Q2(A,B)
Q3(A,B), Q4(A,B)
Q5(A,B), Q6(A,B)
Q7(A,B), Q8(A,B)
LVPECL
Differential Output Clocks
7
InConfig
LVTTL/LVCMOS
Control Input. Selects input type: either
differential LVPECL/LVDS or
single-ended LVTTL/LVCMOS
Table 1. Input Receiver Configuration for Differential or LVTTL/LVCMOS
InConfig (Pin 7)
Input Receiver Family
Input Receiver Type
1
LVTTL or LVCMOS
Single ended, non-inverting or inverting, void of bias resistors
0
LVDS or LVPECL
Differential, void of internal termination
Table 2. Single ended LVTTL/LVCMOS Input Logic (InConfig = 1)
Input A (+) Pin 10
Input B (–) Pin 11
Output Clock QnA Pins
Input
Ground
True
Input
VDD
Invert
Ground
Input
Invert
VDD
Input
True
相關PDF資料 |
PDF描述 |
|---|---|
| CY2SSTV857LFC-32 | SSTV SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
| CY2SSTV857LFXC-32T | SSTV SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
| CY2SSTV857ZC-32 | PLL BASED CLOCK DRIVER, PDSO48 |
| CY37064VP44-YMB | EE PLD, 12 ns, CQCC44 |
| CY37128VP84-83YMB | EE PLD, 15 ns, CQCC84 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY2DP818ZXI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:8 Clock Fanout Buffer |
| CY2DP818ZXI-2 | 功能描述:緩沖器和線路驅(qū)動器 3.3V 450MHz LVPECL Buffer RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| CY2DP818ZXI-2T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:8 Clock Fanout Buffer |
| CY2E11S-20.000 | 制造商:CRYSTEKCRYSTAL 制造商全稱:Crystek Corporation 功能描述:Quartz Crystal Leaded HC49 Crystal |
| CY2E11T-20.000 | 制造商:CRYSTEKCRYSTAL 制造商全稱:Crystek Corporation 功能描述:Quartz Crystal Leaded HC49 Crystal |
發(fā)布緊急采購，3分鐘左右您將得到回復。