參數(shù)資料
型號(hào)： CY28419
英文描述： Clocks and Buffers
中文描述： 時(shí)鐘和緩沖器
文件頁數(shù)： 5/48頁
文件大?。?/td> 538K
代理商： CY28419
CY28405-2
Document #: 38-07511 Rev. *C
Page 5 of 16
Byte 1: Control Register
Bit
7
@Pup
0
Name
Description
SRCT
SRCC
SRCT
SRCC
Reserved
Reserved
Reserved
CPUT_ITP, CPUC_ITP
Allow control of SRC during SW PCI_STP assertion
0 = Free Running, 1 = Stopped with SW PCI_STP
SRC Output Enable
0 = Disabled (three-state), 1 = Enabled
Reserved, set = 1
Reserved, set = 1
Reserved, set = 1
CPU_ITP Output Enable
0 = Disabled (three-state), 1 = Enabled
CPU(T/C)1 Output Enable,
0 = Disabled (three-state), 1 = Enabled
CPUT/C)0 Output Enable
0 = Disabled (three-state), 1 = Enabled
6
1
5
4
3
2
1
1
1
1
1
1
CPUT1, CPUC1
0
1
CPUT0, CPUC0
Byte 2: Control Register
Bit
7
@Pup
0
Name
Description
SRCT, SRCC
SRCT/C Pwrdwn drive mode
0 = Driven in power-down, 1 = three-state in power-down
SRC Stop drive mode
0 = Driven in PCI_STP, 1 = three-state in power-down
CPU(T/C)_ITP Pwrdwn drive mode
0 = Driven in power-down, 1 = three-state in power-down
CPU(T/C)1 Pwrdwn drive mode
0 = Driven in power-down, 1 = three-state in power-down
CPU(T/C)0 Pwrdwn drive mode
0 = Driven in power-down, 1 = three-state in power-down
Reserved, set = 0
Reserved, set = 0
Reserved, set = 0
6
0
SRCT, SRCC
5
0
CPUT_ITP, CPUC_ITP
4
0
CPUT1, CPUC1
3
0
CPUT0, CPUC0
2
1
0
0
0
0
Reserved
Reserved
Reserved
Byte 3: Control Register
Bit
7
@Pup
1
Name
Description
SW PCI STOP
SW PCI_STP Function
0= PCI_STP assert, 1= PCI_STP deassert
When this bit is set to 0, all STOPPABLE PCI, PCIF and SRC outputs will
be stopped in a synchronous manner with no short pulses.
When this bit is set to 1, all STOPPED PCI,PCIF and SRC outputs will
resume in a synchronous manner with no short pulses.
Reserved
PCI5 Output Enable
0 = Disabled, 1 = Enabled
PCI4 Output Enable
0 = Disabled, 1 = Enabled
PCI3 Output Enable
0 = Disabled, 1 = Enabled
PCI2 Output Enable
0 = Disabled, 1 = Enabled
PCI1 Output Enable
0 = Disabled, 1 = Enabled
PCI0 Output Enable
0 = Disabled, 1 = Enabled
6
5
1
1
Reserved
PCI5
4
1
PCI4
3
1
PCI3
2
1
PCI2
1
1
PCI1
0
1
PCI0
相關(guān)PDF資料
PDF描述
CY28510 Clocks and Buffers
CY2901CDC Microprocessor Slice
CY2901CDMB Microprocessor Slice
CY2907PC-03 CPU System Clock Generator
CY2907PC-05 CPU System Clock Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY28419OC 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 System Clock w/Diff SRC & CPU Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28419OCT 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 System Clock w/Diff SRC & CPU Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28419OXC 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 System Clock w/Diff SRC & CPU Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28419OXCT 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 System Clock w/Diff SRC & CPU Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28419ZC 制造商:Rochester Electronics LLC 功能描述:CLOCK SYNTHESIZER WITH DIFFERENTIAL SRC & CPU OUT - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*