參數(shù)資料
型號： CY28419
英文描述： Clocks and Buffers
中文描述： 時鐘和緩沖器
文件頁數(shù)： 4/48頁
文件大?。?/td> 538K
代理商： CY28419
CY28405-2
Document #: 38-07511 Rev. *C
Page 4 of 16
Byte Configuration Map
....
....
....
....
....
Data Byte (N–1) –8 bits
Acknowledge from slave
Data Byte N –8 bits
Acknowledge from slave
Stop
47
Acknowledge from master
Data byte from slave – 8 bits
Acknowledge from master
Data byte N from slave – 8 bits
Acknowledge from master
Stop
48:55
56
....
....
....
Table 4. Block Read and Block Write Protocol
(continued)
Block Write Protocol
Description
Block Read Protocol
Description
Bit
Bit
Table 5. Byte Read and Byte Write Protocol
Byte Write Protocol
Description
Byte Read Protocol
Description
Bit
1
2:8
9
10
11:18
Bit
1
2:8
9
10
11:18
Start
Slave address – 7 bits
Write = 0
Acknowledge from slave
Command Code – 8 bits
'100xxxxx' stands for byte operation, bits[6:0] of the
command code represents the offset of the byte to
be accessed
Acknowledge from slave
Data byte from master – 8 bits
Acknowledge from slave
Stop
Start
Slave address – 7 bits
Write = 0
Acknowledge from slave
Command Code – 8 bits
'100xxxxx' stands for byte operation, bits[6:0] of
the command code represents the offset of the
byte to be accessed
Acknowledge from slave
Repeat start
Slave address – 7 bits
Read = 1
Acknowledge from slave
Data byte from slave – 8 bits
Acknowledge from master
Stop
19
19
20
20:27
28
29
21:27
28
29
30:37
38
39
Byte 0: Control Register
Bit
7
6
@Pup
0
1
Name
Description
Reserved
PCIF
PCI
Reserved, set = 0
PCI Drive Strength Override
0 = Force All PCI and PCIF Outputs to Low Drive Strength
1 = Force All PCI and PCIF Outputs to High Drive Strength
Reserved, set = 0
Reserved, set = 0
Reserved, set = 1
Reserved, set = 1
Power-up latched value of FS_B pin
Power-up latched value of FS_A pin
5
4
3
2
1
0
0
0
1
1
Reserved
Reserved
Reserved
Reserved
FS_B
FS_A
HW
HW
相關(guān)PDF資料
PDF描述
CY28510 Clocks and Buffers
CY2901CDC Microprocessor Slice
CY2901CDMB Microprocessor Slice
CY2907PC-03 CPU System Clock Generator
CY2907PC-05 CPU System Clock Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY28419OC 功能描述:時鐘合成器/抖動清除器 System Clock w/Diff SRC & CPU Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28419OCT 功能描述:時鐘合成器/抖動清除器 System Clock w/Diff SRC & CPU Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28419OXC 功能描述:時鐘合成器/抖動清除器 System Clock w/Diff SRC & CPU Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28419OXCT 功能描述:時鐘合成器/抖動清除器 System Clock w/Diff SRC & CPU Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28419ZC 制造商:Rochester Electronics LLC 功能描述:CLOCK SYNTHESIZER WITH DIFFERENTIAL SRC & CPU OUT - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*