- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366974 > CY26503 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號： | CY26503 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時鐘和緩沖器 |
| 文件頁數(shù)： | 3/13頁 |
| 文件大?。?/td> | 161K |
| 代理商： | CY26503 |
CY26501/CY26502
Document #: 38-07356 Rev. *A
Page 3 of 13
DDLL System Architecture and Gear Ratio Logic
Figure 1
shows the Distributed Delay Lock Loop (DDLL) sys-
tem architecture, including the main system clock source, the
Direct Rambus Clock Generator (DRCG), the core logic that
contains the Rambus Access Cell (RAC), the Rambus Memo-
ry Controller (RMC), and the Gear Ratio Logic. (This diagram
abstractly represents the differential clocks as a single Busclk
wire.)
The purpose of the DDLL is to frequency-lock and phase-align
the core logic and Rambus clocks (Pclk and Synclk) at the
RMC/RAC boundary in order to allow data transfers without
incurring additional latency. In the DDLL architecture, a PLL is
used to generate the desired Busclk frequency, while a distrib-
uted loop forms a DLL to align the phase of Pclk and Synclk at
the RMC/RAC boundary.
The main clock source drives the System Clock (Pclk) to the
core logic, and also drives the Reference Clock (Refclk) to the
DRCG. For typical Intel
architecture platforms, Refclk will be
half the CPU front side bus frequency. A PLL inside the DRCG
multiplies Refclk to generate the desired frequency for Busclk,
and Busclk is driven through a terminated transmission line
(Rambus Channel). At the mid-point of the channel, the RAC
senses Busclk using its own DLL for clock alignment, followed
by a fixed divide-by-4 that generates Synclk.
Pclk is the clock used in the Memory Controller (RMC) in the
core logic, and Synclk is the clock used at the core logic inter-
face of the RAC. The DDLL, together with the Gear Ratio Log-
ic, enables users to exchange data directly from the Pclk do-
main to the Synclk domain without incurring additional latency
for synchronization. In general, Pclk and Synclk can be of dif-
ferent frequencies, so the Gear Ratio Logic must select the
appropriate M and N dividers such that the frequencies of
Pclk/M and Synclk/N are equal. In one interesting example,
Pclk =1 33 MHz, Synclk = 100 MHz, and M = 4 while N = 3;
giving Pclk/M = Synclk/N = 33 MHz. This example of the clock
waveforms with the Gear Ratio Logic is shown in
Figure 2
.
The output clocks from the Gear Ratio Logic, Pclk/M, and
Synclk/N are output from the core logic and routed to the
DRCG Phase Detector inputs. The routing of Pclk/M and
Synclk/N must be matched in the core logic as well as on the
board.
After comparing the phase of Pclk/M vs. Synclk/N, the DRCG
Phase Detector drives a phase aligner that adjusts the phase
of the DRCG output clock, Busclk. Since everything else in the
distributed loop is fixed delay, adjusting Busclk adjusts the
phase of Synclk and thus the phase of Synclk/N. In this man-
ner the distributed loop adjusts the phase of Synclk/N to match
that of Pclk/M, nulling the phase error at the input of the DRCG
Phase Detector. When the clocks are aligned, data can be
exchanged directly from the Pclk domain to the Synclk do-
main.
Table 1
shows the combinations of Pclk and Busclk frequen-
cies of greatest interest, organized by Gear Ratio.
CY26501/CY26502
Refclk
PLL
Phase
Align
D
4
DLL
RAC
RMC
M N
Gear
Ratio
Logic
Pclk
Busclk
Synclk
P
S
Figure 1. DDLL System Architecture
System
Clock
Pclk
Synclk
Pclk/M =
Synclk/N
Figure 2. Gear Ratio Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY27C010-120DMB | x8 EPROM |
| CY27C010-120LMB | x8 EPROM |
| CY27C010-150DMB | x8 EPROM |
| CY27C010-150LMB | x8 EPROM |
| CY27C010-200DMB | x8 EPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2651-000 | 制造商:TE Connectivity 功能描述:SLC41AC-1406A - Bulk 制造商:TE CONNECTIVITY 功能描述:SLC41AC-1406A |
| CY2652-000 | 制造商:TE Connectivity 功能描述:SLC41AC-1608A - Bulk 制造商:TE CONNECTIVITY 功能描述:SLC41AC-1608A |
| CY2653-000 | 制造商:TE Connectivity 功能描述:SLC41AC-1812A - Bulk 制造商:TE CONNECTIVITY 功能描述:SLC41AC-1812A |
| CY2654-000 | 制造商:TE Connectivity 功能描述:SLC41AC-2010A - Bulk 制造商:TE CONNECTIVITY 功能描述:SLC41AC-2010A |
| CY2655-000 | 制造商:TE Connectivity 功能描述:SLC41AC-2212A - Bulk 制造商:TE CONNECTIVITY 功能描述:SLC41AC-2212A |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。