- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366974 > CY24210 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號： | CY24210 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時鐘和緩沖器 |
| 文件頁數(shù)： | 13/15頁 |
| 文件大?。?/td> | 150K |
| 代理商： | CY24210 |
CY24239
Document #: 38-07038 Rev. **
Page 13 of 15
24-MHz Clock Output (Lump Capacitance Test Load = 20 pF)
Parameter
Description
f
Frequency, Actual
f
D
Deviation from 24 MHz
m/n
PLL Ratio
t
R
Output Rise Edge Rate
t
F
Output Fall Edge Rate
t
D
Duty Cycle
f
ST
Frequency Stabilization
from Power-up (cold start)
Test Condition/Comments
Determined by PLL divider ratio (see m/n below)
(24.004
–
24)/24
(14.31818 MHz x 57/34 = 24.004 MHz)
Measured from 0.4V to 2.4V
Measured from 2.4V to 0.4V
Measured on rising and falling edge at 1.5V
Assumes full supply voltage reached within 1 ms
from power-up. Short cycles exist prior to fre-
quency stabilization.
Average value during switching transition. Used
for determining series termination value.
Min.
Typ.
24.004
+167
57/34
Max.
Unit
MHz
ppm
0.5
0.5
45
2
2
V/ns
V/ns
%
ms
55
3
Z
o
AC Output Impedance
25
Ordering Information
Ordering Code
CY24239PVC
Package Type
56-pin SSOP (300 mils)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY24233 | Clocks and Buffers |
| CY24712 | Clocks and Buffers |
| CY25000 | Clocks and Buffers |
| CY25245 | Clocks and Buffers |
| CY25562 | Clocks and Buffers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY24212 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:MediaClock⑩ MPEG Clock Generator with VCXO |
| CY24212_05 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:MediaClock⑩ MPEG Clock Generator with VCXO |
| CY24212-1 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:MediaClock MPEG Clock Generator with VCXO |
| CY24212-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:MediaClock MPEG Clock Generator with VCXO |
| CY24212-3 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:MediaClock MPEG Clock Generator with VCXO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。