- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223637 > CY2308 (Cypress Semiconductor Corp.) 3.3V Zero Delay Buffer PDF資料下載
參數(shù)資料
| 型號(hào)： | CY2308 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 3.3V Zero Delay Buffer |
| 中文描述： | 3.3零延遲緩沖器 |
| 文件頁數(shù)： | 3/14頁 |
| 文件大?。?/td> | 203K |
| 代理商： | CY2308 |
CY2308
Document #: 38-07146 Rev. *C
Page 11 of 14
Test Circuits
0.1
F
V
DD
0.1
F
V
DD
CLK OUT
C
LOAD
OUTPUTS
GND
Test Circuit # 1
V
DD
0.1
F
V
DD
CLK out
10 pF
OUTPUTS
GND
1 K
1 K
0.1
F
Test Circuit for t8, Output slew rate on –1H, –5 device
Test Circuit for all parameters except t8
Test Circuit # 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2309AZI-1H | 2309 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| CY23S09SXC-1T | 23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| CY2DP818ZXCT | 2DP SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO38 |
| CY2SSTV857LFC-32 | SSTV SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
| CY2SSTV857LFXC-32T | SSTV SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2308_07 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V Zero Delay Buffer |
| CY2308_08 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V Zero Delay Buffer |
| CY2308_09 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V Zero Delay Buffer |
| CY2308_12 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3 V Zero Delay Buffer |
| CY2308-1 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V Zero Delay Buffer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。