參數(shù)資料
型號: CXK79M36C161GB
英文描述: MEMORY-SigmaRAM 16Meg 1x1 LVCMOS I/O (512K x 36) (27 pages 364K Rev. 7/6/01)
中文描述: 內存SigmaRAM 16Meg 1x1的LVCMOS的I / O(為512k × 36)(27頁364K牧師7/6/01)
文件頁數(shù): 13/30頁
文件大?。?/td> 554K
代理商: CXK79M36C161GB
SONY
Σ
RAM CXK79M72C160GB / CXK79M36C160GB / CXK79M18C160GB
Preliminary
18Mb 1x1Lp, HSTL, rev 1.0
13 / 30
July 19, 2002
AC Electrical Characteristics
(
V
DD
= 1.8V
±
0.1V, V
SS
= 0V, T
A
= 0 to 85
o
C)
Allparameters aremeasuredfromthemid-pointoftheobjectsignaltothemid-pointofthereferencesignal,unlessotherwisenoted.
1. These parameters apply to control inputs E1, E2, E3, ADV, W, and Bx.
2. These parameters are guaranteed by design through extensive corner lot characterization.
3. These parameters are measured at
±
50mV from steady state voltage.
Parameter
Symbol
-33
-4
-5
Units
Notes
Min
Max
Min
Max
Min
Max
Input Clock Cycle Time
t
KHKH
3.3
---
4.0
---
5.0
---
ns
Input Clock High Pulse Width
t
KHKL
1.3
---
1.5
---
2.0
---
ns
Input Clock Low Pulse Width
t
KLKH
1.3
---
1.5
---
2.0
---
ns
Address Input Setup Time
t
AVKH
0.7
---
0.8
---
1.0
---
ns
Address Input Hold Time
t
KHAX
0.4
---
0.5
---
0.5
---
ns
Control Input Setup Time
t
BVKH
0.7
---
0.8
---
1.0
---
ns
1
Control Input Hold Time
t
KHBX
0.4
---
0.5
---
0.5
---
ns
1
Data Input Setup Time
t
DVKH
0.7
---
0.8
---
1.0
---
ns
Data Input Hold Time
t
KHDX
0.4
---
0.5
---
0.5
---
ns
Input Clock High to Output Data Valid
t
KHQV
---
1.8
---
2.1
---
2.3
ns
Input Clock High to Output Data Hold
t
KHQX
0.5
---
0.5
---
0.5
---
ns
2
Input Clock High to Output Data Low-Z
t
KHQX1
0.5
---
0.5
---
0.5
---
ns
2,3
Input Clock High to Output Data High-Z
t
KHQZ
---
1.8
---
2.1
---
2.3
ns
2,3
Input Clock High to Output Clock High
t
KHCH
0.5
1.8
0.5
2.1
0.5
2.3
ns
Input Clock High to Output Clock Low-Z
t
KHCX1
0.5
---
0.5
---
0.5
---
ns
2,3
Input Clock High to Output Clock High-Z
t
KHCZ
---
1.8
---
2.1
---
2.3
ns
2,3
Output Clock High to Output Data Valid
t
CHQV
---
0.4
---
0.5
---
0.6
ns
2
Output Clock High to Output Data Hold
t
CHQX
-0.4
---
-0.5
---
-0.6
---
ns
2
Output Clock High Pulse Width
t
CHCL
t
KHKL
±
0.2
t
KHKL
±
0.2
t
KHKL
±
0.2
ns
2
Output Clock Low Pulse Width
t
CLCH
t
KLKH
±
0.2
t
KLKH
±
0.2
t
KLKH
±
0.2
ns
2
相關PDF資料
PDF描述
CXK79M36C163GB MEMORY-SigmaRAM 16Meg 1x2 LVCMOX I/O (512K x 36) (25 pages 360K Rev. 7/6/01)
CXK79M36C164GB MEMORY-SigmaRAM 16Meg 1x1z HSTL I/O (512K x 36) (27 pages 368K Rev. 7/6/01)
CXK79M36C165GB MEMORY-SigmaRAM 16Meg 1x1z LVCMOS I/O (512K x 36) (27 pages 364K Rev. 7/6/01)
CXK79M72C160GB MEMORY-SigmaRAM 16Meg 1x1 HSTL I/O (256K x 72) (27 pages 364K Rev. 7/6/01)
CXK79M72C161GB MEMORY-SigmaRAM 16Meg 1x1 LVCMOS I/O (256K x 72) (27 pages 364K Rev. 7/6/01)
相關代理商/技術參數(shù)
參數(shù)描述
CXK79M36C162GB 制造商:SONY 制造商全稱:Sony Corporation 功能描述:18Mb 1x2Lp HSTL High Speed Synchronous SRAMs (512Kb x 36)
CXK79M36C162GB-33 制造商:SONY 制造商全稱:Sony Corporation 功能描述:18Mb 1x2Lp HSTL High Speed Synchronous SRAMs (512Kb x 36)
CXK79M36C162GB-4 制造商:SONY 制造商全稱:Sony Corporation 功能描述:18Mb 1x2Lp HSTL High Speed Synchronous SRAMs (512Kb x 36)
CXK79M36C162GB-5 制造商:SONY 制造商全稱:Sony Corporation 功能描述:18Mb 1x2Lp HSTL High Speed Synchronous SRAMs (512Kb x 36)
CXK79M36C163GB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY-SigmaRAM 16Meg 1x2 LVCMOX I/O (512K x 36) (25 pages 360K Rev. 7/6/01)