- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366953 > CXD2932AR-2 GPS Base Band LSI PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD2932AR-2 |
| 英文描述： | GPS Base Band LSI |
| 中文描述： | 全球定位系統(tǒng)基帶芯片 |
| 文件頁數(shù)： | 12/27頁 |
| 文件大?。?/td> | 264K |
| 代理商： | CXD2932AR-2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
–
12
–
CXD2931R-9/GA-9
CXD2931R-9/GA-9 Initialization
CXD2931R-9/GA-9 initialization is started by setting the reset input signal EXRS (Pin 27) to low level. The
timing should satisfy the conditions noted below.
1. During power-on (power-on reset)
(V
DD
= 3.0 to 3.6V, Topr =
–
40 to +85
°
C)
The PWRST (Pin 28) signal should rise simultaneously with the power supply. The EXRS (Pin 27) signal
should rise 100ms or more after the power supply and the PWRST signal have risen. Note that the PWRST
signal should be left open during battery backup.
2. Initialization during operation
(V
DD
= 3.0 to 3.6V, Topr =
–
40 to +85
°
C)
The internal registers can be initialized during operation by setting the EXRS (Pin 27) signal to low level for
100μs or more. Keep the PWRST (Pin 28) signal at high level at this time.
V
DD
[V]
V
DD
GND
EXRS (Pin 27)
Power supply,
PWRST
(Pin 28)
V
DD
/2
100ms or more
V
DD
[V]
V
DD
GND
EXRS (Pin 27)
Power supply,
PWRST
(Pin 28)
V
DD
/2
100μs or more
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD8069G | Color Encoder Circuit |
| CXD8068G | Video Encoder |
| CXD8110K | Special Function Video Processor |
| CXD8129K | Special Function Video Processor |
| CXE15 | High Efficiency DC/DC Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2951GA-2 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single Chip GPS LSI |
| CXD2951GA-4 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single Chip GPS LSI |
| CXD2951GA-4-T6 | 制造商:SONY 功能描述: |
| CXD2951GL-4 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single Chip GPS LSI |
| CXD2956AGL-1 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:GPS Baseband LSI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。