- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8908 > CS4384-CQZ (Cirrus Logic Inc)IC DAC 8CH 103DB 192KHZ 48LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS4384-CQZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 24/52頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 8CH 103DB 192KHZ 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 8 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 520mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 8 電壓，單極 |
| 采樣率（每秒）： | 216k |
| 產(chǎn)品目錄頁面： | 757 (CN2011-ZH PDF) |
| 配用： | 598-1525-ND - BOARD EVAL FOR CS4384 DAC |
| 其它名稱： | 598-1062 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
30
DS620F1
CS4384
converted incorrectly by the Hardware Mode settings).
4.
Set the PDN bit to 0. This will initiate the power-up sequence, which lasts approximately 50 s.
4.13
Recommended Procedure for Switching Operational Modes
For systems where the absolute minimum in clicks and pops is required, it is recommended that the MUTE
bits are set prior to changing significant DAC functions (such as changing sample rates or clock sources).
The mute bits may then be released after clocks have settled and the proper modes have been set.
It is required to have the device held in reset if the minimum high/low time specs of MCLK can not be met
during clock source changes.
4.14
Control Port Interface
The control port is used to load all the internal register settings in order to operate in Software Mode (see
the “Parameter Definitions” on page 49). The operation of the control port may be completely asynchronous
with the audio sample rate. However, to avoid potential interference problems, the control port pins should
remain static if no operation is required.
The control port operates in one of two modes: IC or SPI.
4.14.1
MAP Auto Increment
The device has MAP (memory address pointer) auto increment capability enabled by the INCR bit (also
the MSB) of the MAP. If INCR is set to 0, MAP will stay constant for successive IC writes or reads and
SPI writes. If INCR is set to 1, MAP will auto increment after each byte is written, allowing block reads or
writes of successive registers.
4.14.2
IC Mode
In the IC Mode, data is clocked into and out of the bi-directional serial control data line, SDA, by the serial
control port clock, SCL (see Figure 26 for the clock to data relationship). There is no CS pin. Pin AD0 en-
ables the user to alter the chip address (001100[AD0][R/W]) and should be tied to VLC or GND as re-
quired, before powering up the device. If the device ever detects a high to low transition on the AD0/CS
pin after power-up, SPI Mode will be selected.
4.14.2.1 IC Write
To write to the device, follow the procedure below while adhering to the control port Switching Specifica-
tions in Section 2.
1.
Initiate a START condition to the IC bus followed by the address byte. The upper 6 bits must be
001100. The seventh bit must match the setting of the AD0 pin, and the eighth must be 0. The eighth
bit of the address byte is the R/W bit.
2.
Wait for an acknowledge (ACK) from the part, then write to the memory address pointer, MAP. This
byte points to the register to be written.
3.
Wait for an acknowledge (ACK) from the part, then write the desired data to the register pointed to by
the MAP.
4.
If the INCR bit (see Section 4.14.1) is set to 1, repeat the previous step until all the desired registers
are written, then initiate a STOP condition to the bus.
5.
If the INCR bit is set to 0 and further IC writes to other registers are desired, it is necessary to initiate
a repeated START condition and follow the procedure detailed from step 1. If no further writes to other
registers are desired, initiate a STOP condition to the bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY100S834ZC TR | IC CLOCK GEN 3.3V/5V 16-SOIC |
| MS27508E10B35A | CONN HSG RCPT 13POS BOX MT PIN |
| CS43L22-CNZ | IC DAC W/HDPN & SPKR AMPS 40QFN |
| SY100S834ZC | IC CLOCK GEN 3.3V/5V 16-SOIC |
| MS27497E10F35SLC | CONN HSG RCPT 13POS WALL MT SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4384-CQZR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 24bit 8Chn DAC w/DSD Sup/Lw-Ltnc DF RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4384-DQZ | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:103 dB, 192 kHz 8-Channel D/A Converter |
| CS4384-DQZR | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:103 dB, 192 kHz 8-Channel D/A Converter |
| CS4385 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:114 dB, 192kHz 8-CHANNEL D/A CONVERTER |
| CS4385_07 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:114 dB, 192 kHz 8-Channel D/A Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。