- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1991 > CS4341A-KSZ (Cirrus Logic Inc)IC DAC STER 24BIT 192KHZ 16SOIC PDF資料下載
參數(shù)資料
| 型號： | CS4341A-KSZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 2/34頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC STER 24BIT 192KHZ 16SOIC |
| 標(biāo)準(zhǔn)包裝： | 48 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 90mW |
| 工作溫度： | -10°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電壓，單極 |
| 采樣率（每秒）： | 192k |
| 產(chǎn)品目錄頁面： | 756 (CN2011-ZH PDF) |
| 其它名稱： | 598-1633 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
CS4341A
10
DS582F2
3.7
Popguard Transient Control
The CS4341A uses Popguard technology to minimize the effects of output transients during power-up
and power-down. This technology, when used with external DC-blocking capacitors in series with the au-
dio outputs, minimizes the audio transients commonly produced by single-ended single-supply converters.
It is activated inside the DAC when the PDN bit or the RST pin is enabled/disabled and requires no other
external control, aside from choosing the appropriate DC-blocking capacitors.
3.7.1
Power-up
When the device is initially powered-up, the audio outputs, AOUTL and AOUTR, are clamped to
AGND. Following a delay of approximately 1000 sample periods, each output begins to ramp to-
ward the quiescent voltage. Approximately 10,000 LRCK cycles later, the outputs reach VQ and
audio output begins. This gradual voltage ramping allows time for the external DC-blocking capac-
itors to charge to the quiescent voltage, minimizing the power-up transient.
3.7.2
Power-down
To prevent transients at power-down, the device must first enter its power-down state by enabling
RST or PDN. When this occurs, audio output ceases and the internal output buffers are disconnect-
ed from AOUTL and AOUTR. In their place, a soft-start current sink is substituted which allows
the DC-blocking capacitors to slowly discharge. Once this charge is dissipated, the power to the
device may be turned off and the system is ready for the next power-on.
3.7.3
Discharge Time
To prevent an audio transient at the next power-on, it is necessary to ensure that the DC-blocking
capacitors have fully discharged before turning on the power or exiting the power-down state. If
not, a transient will occur when the audio outputs are initially clamped to AGND. The time that the
device must remain in the power-down state is related to the value of the DC-blocking capacitance.
For example, with a 3.3 F capacitor, the minimum power-down time will be approximately 0.4
seconds.
3.8
Grounding and Power Supply Arrangements
As with any high resolution converter, the CS4341A requires careful attention to power supply and
grounding arrangements if its potential performance is to be realized. Figure 1 shows the recommended
power arrangements, with VA connected to a clean supply. If the ground planes are split between digital
ground and analog ground, REF_GND & AGND should be connected to the analog ground plane.
Decoupling capacitors should be as close to the DAC as possible, with the low value ceramic capacitor
being the closest. To further minimze impedance, these capacitors should be located on the same layer as
the DAC.
All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwant-
ed coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.1 F, must
be positioned to minimize the electrical path from FILT+ to REF_GND (and VQ to REF_GND), and
should also be located on the same layer as the DAC. The CDB4341A evaluation board demonstrates the
optimum layout and power supply arrangements.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS4351-DZZ | IC DAC STER 112DB 192KHZ 20TSSOP |
| CS4352-DZZ | IC DAC STER 102DB 192KHZ 20TSSOP |
| CS4354-CSZ | IC DAC 24BIT SRL 14SOIC |
| CS4360-KZZ | IC DAC STER 6CH 102DB 28TSSOP |
| CS4361-CZZR | IC DAC STER 6CH 105DB 20-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4341A-KSZ | 制造商:Cirrus Logic 功能描述:D/A Converter (D-A) IC |
| CS4341A-KSZ | 制造商:Cirrus Logic 功能描述:IC AUDIO DAC 24BIT 192KHZ 101DB |
| CS4341A-KSZR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 24-Bit 192 kHz Stereo DAC w/VC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4341-CZZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 24bit 96kHz 101dB Stereo DAC w/VC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4341-CZZR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 24bit 96kHz 101dB Stereo DAC w/VC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。