Copyright 2005 Cirrus Logic, Inc. DS651UM23 Version 2.3 CobraNet Hardware User鈥檚 Manual Pinout an" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� CS181022-CQZ
寤犲晢锛� Cirrus Logic Inc
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 4/15闋�(y猫)
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC COBRANET CS181022 144LQFP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 60
绯诲垪锛� CobraNet®
椤�(l猫i)鍨嬶細 闊抽牷铏曠悊鍣�
鎳�(y墨ng)鐢細 缍�(w菐ng)绲�(lu貌)
瀹夎椤�(l猫i)鍨嬶細 琛ㄩ潰璨艰
灏佽/澶栨锛� 144-LQFP
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 144-LQFP锛�20x20锛�
鍖呰锛� 鎵樼洡(p谩n)
鐢�(ch菐n)鍝佺洰閷勯爜(y猫)闈細 758 (CN2011-ZH PDF)
閰嶇敤锛� 598-1021-ND - MODULE COBRANET 4961 CM2 FB
598-1020-ND - MODULE COBRANET 1810 CM2 MT
鍏跺畠鍚嶇ū(ch膿ng)锛� 598-1026
12
Copyright 2005 Cirrus Logic, Inc.
DS651UM23
Version 2.3
CobraNet Hardware User鈥檚 Manual
Pinout and Signal Descriptions
4.2
Signal Descriptions
4.2.1 Host Port Signals
The host port is used to manage and monitor the CobraNet interface. Electrical operation
and protocol is detailed in the "Host Management Interface (HMI)" on page 23 of this
Manual.
The host port can operate in two modes in order to accomodate Motorola or Intel style
interfaces. The default mode is Motorola. Intel mode is set via a firmware modification.
4.2.2 Asynchronous Serial Port (UART Bridge) Signals
Level-shifting drive circuits are typically required between these signals and any external
connections.
Table 2-1: Host Port Signals
Signal
Description
Direction
CM-2
Pin #
CS1810xx/
CS4961xx Pin #
Notes
HDATA[7:0]
Host Data
In/Out
J1:A19,
A[17:11]
111, 112, 114,
115, 117, 118,
102, 121
Host port data.
HADDR[3:0]
Host Address
In
J1:A20,
A[10:8]
105, 106, 109,110
Host port address.
HRW
Host
Direction
In
J1:A4
107
Host port transfer direction (Motorola mode).
HRD
Host Read
In
J1:A4
107
Host Read (Intel mode).
HREQ
Host Request
Out
J1:A6
140
Host port data request.
HACK
Host Alert
Out
J1:A3
102
Host port interrupt request.
HDS
Host Strobe
In
J1:A5
103
Host port strobe (Motorola mode).
HWR
Host Write
In
J1:A5
103
Host Write (Intel mode).
HEN
Host Enable
In
J1:A7
104
Host Port Enable.
HCS
Select
In
J1:A7
104
Select (Intel mode).
Signal
Description
Direction
CM-2
Pin #
CS1810xx/
CS4961xx Pin #
Notes
UART_RXD
Asynchronous Serial
Receive Data
In
J1:A1
26
Pull-up to VCC if unused.
UART_TXD
Asynchronous Serial
Transmit Data
Out
J1:B1
25
UART_TX_OE
Transmit Drive Enable
Out
J1:A2
23
Enable transmit (active high) drive for
two wire multi-drop interface.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
AD1896AYRSZ IC CONV SAMPLE RATE ASYNC 28SSOP
CS6422-CSZ IC SPEAKERPHONE ENHANCED 20SOIC
CXC3106A14S7P CONN PLUG 3POS STRGHT PIN
CS8421-CZZ IC SAMPLE RATE CONVERTER 20TSSOP
CS8406-CZZ IC XMITTER DGTL 192KHZ 28TSSOP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
CS181022-CQZ/A1 鍒堕€犲晢:CIRRUS 鍒堕€犲晢鍏ㄧū(ch膿ng):Cirrus Logic 鍔熻兘鎻忚堪:Digital Audio Networking Processor
CS181022-CQZR 鍔熻兘鎻忚堪:闊抽牷 DSP IC CobraNet Audio Networking Processor RoHS:鍚� 鍒堕€犲晢:Texas Instruments 宸ヤ綔闆绘簮闆诲: 闆绘簮闆绘祦: 宸ヤ綔婧害鑼冨湇: 瀹夎棰�(f膿ng)鏍�: 灏佽 / 绠遍珨: 灏佽:Tube
CS1810XX 鍒堕€犲晢:CIRRUS 鍒堕€犲晢鍏ㄧū(ch膿ng):Cirrus Logic 鍔熻兘鎻忚堪:New CobraNet Silicon Series Ideal for Digital Audio Networking Applications
CS1812-04 鍒堕€犲晢:CITRUSCOM 鍔熻兘鎻忚堪:EMI with ESD protection IC uDFN-8L
CS1812-08 鍒堕€犲晢:CITRUSCOM 鍔熻兘鎻忚堪: