- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366900 > CS1301 PDF資料下載
參數(shù)資料
| 型號： | CS1301 |
| 文件頁數(shù)： | 15/25頁 |
| 文件大?。?/td> | 542K |
| 代理商： | CS1301 |
Revision 2.2
15
www.national.com
G
Signal Definitions
(Continued)
2.2.3
PCI Interface Signals
Signal Name
Ball
No.
Type
Description
PCI_CLK
T2
I
PCI Clock.
All PCI input signals are sampled with respect to the rising
edge of this clock. All PCI outputs are generated based on this clock.
This clock is required for normal operation of the PCI module.
PCI_AD[31:00]
See Table
2-3 on
page 12
I/O
Multiplexed Address and Data.
PCI_C/BE0#
M3
I/O
Multiplexed Bus Commands and Byte-Enables
. High for command,
low for byte-enable.
PCI_C/BE1#
J3
PCI_C/BE2#
D2
PCI_C/BE3#
B3
PCI_PAR
H1
I/O
Parity.
Even parity across AD and C/BE# lines.
PCI_FRAME#
E2
I/O
Frame Sustained TRI-STATE.
Frame is driven by a master to indicate
the beginning and duration of an access.
PCI_IRDY#
E1
I/O
Initiator Ready Sustained TRI-STATE.
Initiator Ready indicates that
the bus master is ready to complete the current data phase.
PCI_TRDY#
F3
I/O
Target Ready Sustained TRI-STATE.
Target Ready indicates that the
bus target is ready to complete the current data phase.
PCI_STOP#
G2
I/O
Stop Sustained TRI-STATE.
Indicates that the target is requesting that
the master stop the current transaction.
PCI_IDSEL
A2
I
ID Select.
Used as chip select during configuration read/write cycles.
PCI_DEVSEL#
F1
I/O
Device Select Sustained TRI-STATE.
Indicates whether any device on
the bus has been selected.
PCI_REQ#
B7
O
Request.
Driven by the CS1301/CS1311 as a PCI bus master to request
use of the PCI bus.
PCI_GNT#
B5
I
Grant.
Indicates to the CS1301/CS1311 that access to the PCI bus has
been granted.
PCI_PERR#
G1
I/O
Parity Error Sustained TRI-STATE.
Parity error generated/received by
CS1301/CS1311.
PCI_SERR#
H2
OD
System Error.
This signal is asserted when operating as a target and
detecting an address parity error.
PCI_INTA#
C9
I/OD
PCI Interrupts A, B, C, and D.
Can operate as an input (power-up
default) or output, as determined by direction control bits in PCI MMIO
register INT_CTL.
As an input, PCI_INT# can be used to receive PCI interrupt requests
(normal PCI use is active low, level-sensitive mode, but the VIC can be
set to treat these as a positive edge triggered mode). As an input,
PCI_INT# can also be used as a general interrupt request if not needed
for PCI.
As an output, the value of a PCI_INT# can be programmed through PCI
MMIO registers to generate interrupts for other PCI masters.
PCI_INTB#
A8
I/O/OD
PCI_INTC#
B8
I/OD
PCI_INTD#
A7
I/OD
Note:
Current buffer design allows drive/receive from either 3.3V or 5.0V PCI bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS1311 | |
| CS142 | Phase Control Thyristors |
| CS1501-7R | 100 Watt DC-DC Converters |
| CS1001-7R | 100 Watt DC-DC Converters |
| CS1301-7R | 100 Watt DC-DC Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C-S-130-14T | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Krimptite? Temp-Term Ring Tongue Terminal for 10 to 12 AWG Wire, Stud Size 1/4,Mylar Tape Carrier |
| CS1301-7R | 功能描述:EURO-CASSETTE 100W 12V RoHS:否 類別:電源 - 外部/內(nèi)部（非板載） >> DC DC Converters 系列:* 標(biāo)準(zhǔn)包裝:1 系列:Quint 類型:隔離 輸入電壓:24V 輸出:24V 輸出數(shù):1 輸出 - 1 @ 電流（最大）:24 VDC @ 50A 輸出 - 2 @ 電流（最大）:- 輸出 - 3 @ 電流（最大）:- 輸出 - 4 @ 電流（最大）:- 功率（瓦特）:1200W 安裝類型:底座安裝 工作溫度:0°C ~ 40°C 效率:- 封裝/外殼:模塊 尺寸/尺寸:4.33" L x 9.09" W x 6.14" H（110mm x 231mm x 156mm） 包裝:散裝 電源（瓦特）- 最大:1200W 批準(zhǔn):- 其它名稱:277-69722866365-NDQUINT-BAT/24DC/12AH |
| CS1301-9ER | 制造商:Power-One 功能描述:DCDC - Bulk |
| CS1301-9ERB1 | 功能描述:DC/DC CONVERTER 12V 8A 制造商:bel power solutions 系列:Melcher S 包裝:散裝 零件狀態(tài):有效 類型:隔離 電壓 - 輸入:28 ~ 140 V 輸出:12V 輸出數(shù):1 不同電流時的輸出（最大值） - 1:12 VDC @ 8A 不同電流時的輸出（最大值） - 2:- 不同電流時的輸出（最大值） - 3:- 不同電流時的輸出（最大值） - 4:- 功率（W）:96W 應(yīng)用:ITE（商業(yè)），鐵路 安裝類型:底座安裝 工作溫度:-40°C ~ 71°C 效率:83% 封裝/外殼:- 大小/尺寸:6.73" 長 x 4.37" 寬 x 1.86" 高（171.0mm x 111.0mm x 47.2mm） 功率（W） - 最大值:96W 認(rèn)可:cCSAus，CE，TUV 標(biāo)準(zhǔn)包裝:1 |
| CS13035 | 制造商:UNBRANDED 功能描述:HEADSET + MIC FOLDABLE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。