- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3782 > COP8CBR9LVA8 (National Semiconductor)IC MCU EEPROM 8BIT 32K 68PLCC PDF資料下載
參數(shù)資料
| 型號： | COP8CBR9LVA8 |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 91/111頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU EEPROM 8BIT 32K 68PLCC |
| 標(biāo)準(zhǔn)包裝： | 18 |
| 系列： | COP8™ 8C |
| 核心處理器： | COP8 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | Microwire/Plus（SPI），UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 59 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 16x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 包裝： | 管件 |
| 其它名稱： | *COP8CBR9LVA8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁當(dāng)前第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
5.15.4.2.1 Programming Example: External Interrupt
PSW
=00EF
CNTRL
=00EE
RBIT
0,PORTGC
RBIT
0,PORTGD
; G0 pin configured Hi-Z
SBIT
IEDG, CNTRL
; Ext interrupt polarity; falling edge
SBIT
GIE, PSW
; Set the GIE bit
SBIT
EXEN, PSW
; Enable the external interrupt
WAIT:
JP
WAIT
; Wait for external interrupt
.
.=0FF
; The interrupt causes a
VIS
; branch to address 0FF
; The VIS causes a branch to
; interrupt vector table
.
.=01FA
; Vector table (within 256 byte
.ADDRW SERVICE
; of VIS inst.) containing the ext
; interrupt service routine
.
SERVICE:
; Interrupt Service Routine
RBIT,EXPND,PSW
; Reset ext interrupt pend. bit
.
RET I
; Return, set the GIE bit
5.15.5 PORT L INTERRUPTS
Port L provides the user with an additional eight fully selectable, edge sensitive interrupts which are all
vectored into the same service subroutine.
The interrupt from Port L shares logic with the wake-up circuitry. The register WKEN allows interrupts from
Port L to be individually enabled or disabled. The register WKEDG specifies the trigger condition to be
either a positive or a negative edge. Finally, the register WKPND latches in the pending trigger conditions.
The GIE (Global Interrupt Enable) bit enables the interrupt function.
A control flag, LPEN, functions as a global interrupt enable for Port L interrupts. Setting the LPEN flag will
enable interrupts and vice versa. A separate global pending flag is not needed since the register WKPND
is adequate.
Since Port L is also used for waking the device out of the HALT or IDLE modes, the user can elect to exit
the HALT or IDLE modes either with or without the interrupt enabled. If he elects to disable the interrupt,
then the device will restart execution from the instruction immediately following the instruction that placed
the microcontroller in the HALT or IDLE modes. In the other case, the device will first execute the interrupt
service routine and then revert to normal operation. (See HALT MODE for clock option wake-up
information.)
5.15.6 INTERRUPT SUMMARY
The device uses the following types of interrupts, listed below in order of priority:
1. The Software Trap non-maskable interrupt, triggered by the INTR (00 opcode) instruction. The
Software Trap is acknowledged immediately. This interrupt service routine can be interrupted only by
another Software Trap. The Software Trap should end with two RPND instructions followed by a re-
start procedure.
2. Maskable interrupts, triggered by an on-chip peripheral block or an external device connected to the
device. Under ordinary conditions, a maskable interrupt will not interrupt any other interrupt routine in
progress. A maskable interrupt routine in progress can be interrupted by the non-maskable interrupt
request. A maskable interrupt routine should end with an RETI instruction or, prior to restoring context,
80
Functional Description
Copyright 2000–2013, Texas Instruments Incorporated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1588128-3 | INSERT ASSY MINI EB SM 4 CHAN |
| 1828700-3 | CABLE ADAPTER KIT, PLUG, 6 MM |
| 1828700-1 | CABLE ADAPTER KIT, PLUG, 5 MM |
| 1918931-1 | CABLE ADPT, PLUG, HA, 3.2 MM |
| 1918025-1 | PROTECT COV ASSY, RECPT JAM-NUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COP8CCE9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CCE9HLQ7 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, 10-Bit A/D and Brownout Reset |
| COP8CCE9HLQ9 | 功能描述:IC MCU FLASH 8BIT 8K A/D 44LLP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| COP8CCE9HVA7 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| COP8CCE9HVA7/NOPB | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。