- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379898 > CLC5903 (National Semiconductor Corporation) Dual Digital Tuner / AGC PDF資料下載
參數(shù)資料
| 型號(hào)： | CLC5903 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Dual Digital Tuner / AGC |
| 中文描述： | 雙數(shù)字調(diào)諧器/自動(dòng)增益控制 |
| 文件頁(yè)數(shù)： | 17/29頁(yè) |
| 文件大小： | 698K |
| 代理商： | CLC5903 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)
17
www.national.com
C
decreases relative to the output sample rate, the CIC droop
compensation performed by F1 may no longer be required.
Overall Channel Gain
The overall gain of the chip is a function of the amount of
decimation (N), the settings of the “SHIFT UP” circuit
(SCALE), the GAIN setting, the sum of the F1 coefficients,
and the sum of the F2 coefficients. The overall gain is shown
below in Equation 2.
(2)
Where:
(3)
and:
(4)
It is assumed that the DDC output words are treated as frac-
tional 2’s complement words. The numerators of
and
equal the sums of the impulse response coefficients of
F1 and F2, respectively. For the STD and GSM sets,
and
term in (2) is cancelled by the DVGA operation so that the
entire gain of the DRCS is independent of the DVGA setting
1
2
are nearly equal to unity. Observe that the
when EXP_INH=0. The
appearing in (2) is the result of the
6dB conversion loss in the mixer. For full-scale square wave
1
2
inputs the
should be set to 1 to prevent signal distortion.
Data Latency and Group Delay
The CLC5903 latency calculation assumes that the FIR filter
latency will be equal to the time required for data to propa-
gate through one half of the taps. The CIC filter provides 4N
equivalent taps where N is the CIC decimation ratio. F1 and
F2 provide 21 and 63 taps respectively. When these filters
are reflected back to the input rate, the effective taps are
increased by decimation. This results in a total of 298N taps
when the F2 decimation is 2 and 550N taps when the F2
decimation is 4.
The latency is then 149N CK periods when the F2 decima-
tion is 2 and 275N CK periods when the F2 decimation is 4.
The CLC5903 filters are linear phase filters so the group
delay remains constant.
Output Modes
After processing by the DDC, the data is then formatted for
output.
All output data is two’s complement. The serial outputs
power up in a tri-state condition and must be enabled
when the chip is configured. Parallel outputs are
enabled by the POUT_EN pin.
Output formats include truncation to 8 or 32 bits, rounding to
16 or 24 bits, and a 12-bit floating point format (4-bit expo-
nent, 8-bit mantissa, 138dB numeric range). This function is
performed in the OUTPUT CIRCUIT shown in Figure 29.
The channel outputs are accessible through serial output
pins and a 16-bit parallel output port. The
RDY
pin is pro-
vided to notify the user that a new output sample period
(OSP) has begun. OSP refers to the interval between output
samples at the decimated output rate. For example, if the
input rate (and clock rate) is 52 MHz and the overall decima-
tion factor is 192 (N=48, F2 decimation=2) the OSP will be
3.69 microseconds which corresponds to an output sample
Figure 28. CIC, F1, & F2 GSM Passband Flatness
0
20
40
Frequency (KHz)
60
80
100
2
1.5
1
0.5
0
0.5
1
Combined Frequency Response of CIC/F1/F2 Using GSM Set
M
G
DDC
1
2
--
DEC
(
1
+
)
4
2
SCALE
44
–
AGAIN
1
EXP
_
INH
–
(
)
–
[
]
2
GAIN
G
F
1
G
F
2
=
G
F
1
h
1
i
( )
-----------------------
2
21
∑
=
G
F
2
h
2
i
( )
-----------------------
2
63
∑
=
G
F
1
G
F
2
G
F
1
G
F
2
AGAIN
DIVIDE
BY
RATE
BOUT
AOUT
16
POUT_SEL[2..0]
POUT[15..0]
C
C
POUT_EN
CK
SCK
3
RDY
MUX
N
C
F
P
M
P
RDY_POL, SCK_POL, SFS_POL
Figure 29. CLC5903 output circuit
SFS
SCK_IN
S
T
S
Output Modes
(Continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLC5903SM | Dual Digital Tuner / AGC |
| CLC5903VLA | Dual Digital Tuner / AGC |
| CLC5955 | 11-bit, 55MSPS Broadband Monolithic A/D Converter |
| CLC5955MTDX | 11-bit, 55MSPS Broadband Monolithic A/D Converter |
| CLC5956PCASM | 12-bit, 65 MSPS Broadband Monolithic A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC5903CISM/NOPB | 功能描述:上下轉(zhuǎn)換器 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| CLC5903SM | 功能描述:上下轉(zhuǎn)換器 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| CLC5903SM/NOPB | 功能描述:上下轉(zhuǎn)換器 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| CLC5903VLA | 功能描述:上下轉(zhuǎn)換器 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| CLC5903VLA/NOPB | 功能描述:上下轉(zhuǎn)換器 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。